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Abstract
The increasing share of renewable energy sources imposes a strong pressure to
adapt existing alternating current (ac) grids. Hence, especially caused by remote
power in-feed leading to longer transmission distances and changing power flow
patterns, a significant demand for highly flexible and powerful grid expansion
measures exists. In this context, high-voltage direct current (HVdc) transmission
based on the modular multilevel converter (MMC) topology meets the diverse
technical needs – requested in recent grid codes – and provides a suitable option
to face existing operational challenges.
As of today, mainly symmetric monopolar MMC-HVdc links have been built
for offshore wind integration and market coupling purposes. Consequently, the
majority of research activities is focussed on this system configuration. However,
in light of large-scale onshore grid bottlenecks caused by a completely changed
generation mix, even higher transmission capacities are requested and concerns
regarding ac grid stability intensify. This amplifies the need for powerful and
cost-effective transmission solutions providing inherent redundancy. Therefore,
the bipolar MMC-HVdc solution with dedicated metallic return (DMR) gained
further interest. Since contributions in the field are rather scarce, this doctoral
thesis tackles several existing scientific gaps.
First, bipolar scheme control relations and energy balancing possibilities are un-
veiled in the course of a thorough circuit and energetic quantity analysis. This
paves the way to integrate advanced fault handling, which comprises reactive
current injection during ac faults and control-wise dc fault current interruption
utilizing full-bridge (FB) submodules (SM). Based on this preparatory evaluation,
a generic control concept is developed and presented. This aims to facilitate an
in-depth analysis possibility, which is indispensable for various stakeholders to
develop a more profound understanding.
Since the severity of interactions in bipolar schemes is significant, sophisticated
and carefully designed protection concepts are required. This thesis proposes a
multi-zonal approach including a backup-functionality to achieve highly selective
and robust performance. Furthermore, to ensure a smooth liason with converter
iii
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controls, energy balancing during faults is further elaborated and signal routing
is implemented in a coordinated manner.
Grid development and project-related design considerations are almost entirely
based on simulative evaluations. Therefore, especially related to new classes of
assets, a reliable simulation environment and fundamental design guidelines are of
high importance. With respect to the previous requirements, an EMT simulation
framework for bipolar MMC-HVdc schemes is compiled. On the one hand, this
enables a thorough concept validation. On the other hand, the foundation for
further studies and functional extensions is laid.
Finally, to also address ongoing conceptual considerations mainly driven by au-
thorities and non-governmental organizations, prospects of the bipolar MMC-
HVdc configuration related to dc overlay grids are outlined. As highlighted,
especially a combination of converters equipped with FB SMs and efficiently
utilized dc circuit breaker units presents an interesting use case.
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Kurzfassung
Der zunehmend steigende Anteil erneuerbarer Energiequellen übt einen starken
Anpassungsdruck auf heutige Wechselstromverbundnetze aus. Deshalb besteht ein
erheblicher Bedarf an hochflexiblen und leistungsstarken Netzerweiterungsmaß-
nahmen. Dies ist insbesondere durch räumlich entfernte Einspeisung begründet,
die zu längeren Transportwegen und geänderten Leistungsflussmustern führt. In
diesem Zusammenhang erfüllt die Hochspannungsgleichstromübertragung unter
Verwendung von Modular Multilevel Convertern die vielfältigen technischen An-
forderungen und bietet eine adäquate Möglichkeit operativen Herausforderungen
zu begegnen.
Da bis heute vornehmlich Gleichstromverbindungen zur Anbindung von Offshore-
Windparks und zur Kopplung von Energiemärkten in der Konfiguration sym-
metrischer Monopol errichtet wurden, konzentriert sich hierauf die Mehrheit der
Forschungsaktivitäten. Jedoch werden, angesichts großflächiger landseitiger Eng-
pässe bedingt durch die gänzlich geänderte Einspeisesituation, noch höhere Über-
tragungsleistungen nachgefragt und Bedenken hinsichtlich der Systemstabilität
verschärfen sich. Hierdurch verstärkt sich die Nachfrage nach leistungsstarken und
kosteneffizienten Lösungen mit inhärenter Redundanz, weshalb auch die bipolare
Hochspannungsgleichstromübertragung mit metallischem Rückleiter zusätzliches
Interesse erlangte. Da Beiträge in diesem Feld jedoch eher selten zu finden sind
schließt diese Arbeit einige der wissenschaftlichen Lücken.
Zu Beginn werden regelungstechnische Zusammenhänge und Möglichkeiten der
Energiebilanzierung in bipolaren Anordnungen im Rahmen einer vollständigen
Schaltungsanalyse und Untersuchung energetischer Größen aufgedeckt. Dies ebnet
den Weg zur Integration fortschrittlicher Fehlerbehandlung, was Blindstromein-
speisung im ac Fehlerfall sowie die regelungstechnische Unterbrechung von dc
Fehlerströmen mittels Vollbrückensubmodulen umfasst. Basierend auf der vor-
bereitenden Auswertung wird im Anschluss ein generisches Regelungskonzept
entwickelt und präsentiert. Dieses zielt auf eine tiefgehende Analysemöglichkeit
ab, welche für verschiedene Beteiligte eine unabdingbare Funktionalität zur Er-
langung eines fundierten Verständnisses darstellt.
v
Abstract
Da das Ausmaß von Interaktionen in bipolaren Anordnungen signifikant ist sind
differenzierte und sorgfältig ausgestaltete Schutzkonzepte erforderlich. Diese Ar-
beit schlägt ein mehrzoniges Konzept mit Backup-Funktionalität zur Gewährleis-
tung eines hochselektiven und robusten Verhaltens vor. Darüber hinaus, um
eine leichtgängige Verbindung mit der Umrichterregelung zu gewährleisten, ist die
Energiebilanzierung während Fehlerfällen weiter ausgearbeitet sowie eine
koordinierte Signalführung implementiert.
Netzentwicklung und projektbezogene Designüberlegungen basieren nahezu
gänzlich auf simulativen Untersuchungen. Daher sind eine zuverlässige Simula-
tionsumgebung sowie grundlegende Design-Richtilinien von immenser Wichtigkeit,
was insbesondere bei neuen Klassen von Betriebsmitteln zutrifft. Unter Berück-
sichtigung der vorherigen Anforderungen wurde eine Simulationsumgebung für
bipolare Gleichstromübertragungssysteme erstellt. Einerseits ermöglicht dies eine
gründliche Validierung, andererseits ist die Basis für zusätzliche Studien und
funktionale Erweiterungen gelegt.
Schlussendlich werden Perspektiven zu bipolaren – dem heutigen ac Verbundnetz
überlagerten Gleichstromnetzen – dargelegt, um sich ebenso mit laufenden konzep-
tionelle Überlegungen getrieben durch Behörden und Nichtregierungsorganisatio-
nen zu befassen. Wie hervorgehoben bietet hier eine Kombination aus Umrichtern
mit Vollbrückensubmodulen und effizient eingesetzten dc Leistungsschaltern einen
interessanten Anwendungsfall.
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Chapter 1
Introduction
One fundamental challenge of modern society is to ensure sustainable electric
power supply with maximum reliability and affordable price. This is motivated
primarily by environmental aspects. Nevertheless, even though limitation of
climate change is based on a broad consensus, also increasingly complex political
conditions encourage authorities to strive for enhanced resource-independence to
preserve future economic competitiveness and social prosperity. When transferred
to a purely technical layer, the associated and still ongoing task, commonly
referred to as energy transition, requires substantial efforts and progress in various
fields. These are namely renewable power generation and energy storage, trans-
mission and distribution as well as operational flexibility and grid stability preser-
vation.
In Europe, but also worldwide, high-voltage direct current transmission based
on advanced modular multilevel converter (MMC-HVdc) technology turned out
to provide an economically and technically viable solution to solve a wide range
of renewable energy integration and network enhancement issues. As of today,
commonly applied monopolar MMC-HVdc configurations have not yet reached
transmission capacities to present a severe threat to alternating current (ac) grid
stability. But, this drastically changes in the case of more powerful MMC-HVdc
installations to re-route large-scale inter-regional power flows, which is typically
caused by aggregated in-feed of renewable energy in remote areas and thereto
related high ac line utilization. Therefore, providing an inherent redundancy,
bipolar MMC-HVdc configurations appear beneficial for bulk power transmission
projects. This is especially valid if advanced full-bridge (FB) submodules (SMs)
with general current interruption capability are utilized. Regarding available
literature, such realizations have been hardly studied, even though overall com-
plexity significantly exceeds the one of their monopolar counterparts. Within the
described context, this thesis investigates single point grounded bipolar FB MMC-
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HVdc with dedicated metallic return (DMR) and assesses link as well as overlay
grid applications.
1.1 Energy Transition Progress and HVdc Evolution
Retrospectively, as the energy transition forged ahead in several waves, the im-
portance of state-of-the-art HVdc technology continuously gained momentum.
Initially, during post-millennial industrialized solar and wind generation rollout,
neither line commutated converters (LCC) nor low-level (two- or three-level)
voltage source converters (VSC) were of crucial relevance from an operational
perspective with few exceptions related to single European LCC interconnectors1.
In the following, starting with invention of MMC-HVdc topologies [50], general
conditions changed as a disruptive power electronic option for massive offshore
wind deployment, ac grid bottleneck removal and market area coupling became
available. As a result, MMC-HVdc schemes were widely deployed and achieved a
profound degree of technical maturity within the last decade. This was caused by
both increasing scientific activity due to the tremendous application potential and
also industrial experience through various projects, where stakeholders were able
to gather knowledge during several specification, engineering and commissioning
stages.
Nevertheless, reviewing progress in the light of the energy transition or even
society’s global carbon footprint, total share of renewable generation and re-
lated grid expansion projects as well as their dimensions still need to expand.
To halt or even reverse the trend of rising CO2 emissions, renewable capacity
increase must exceed and not only compensate surging global electricity demand2.
Even though there has been substantial progress, see stalling emissions in times
of significant economic growth within the last five years and an upward trend
of renewable share on global primary energy demand in Fig. 1.1 (a)-(b), large
scale embedded transmission solutions to integrate massive remotely installed
renewable energy sources with main load centres are urgently needed. While
sole ac grid enforcement is mostly limited in terms of operational boundaries
and sometimes even restricted due to non-technical aspects, authorities in some
countries are targeting bulk-power MMC-HVdc corridors to solve several problems
1The utilization of LCC technology regarding the connection of far distant generation at
ultra high voltage levels and power ratings up to more than several gigawatts, e.g. hydro
power plant grid integration in Asia and South America, shall not be unmentioned. But,
those project are classified in a different manner, as dominantly fundamental power supply
motives and grid development purposes triggered their installation. This is in contrast to the
intention to realize the so called energy transition, where conventional generation capacities
within already existing grid structures shall be substituted by more volatile renewable energy
sources.
2As massive electrification within the transportation sector and nearly all other branches is
assumed the role of renewable power supply is considered crucial and increasingly important
to achieve global emission reduction targets.
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Figure 1.1: Progress of the ongoing global energy transition: (a) global
CO2 emissions, (b) global renewable share on primary energy
consumption; data provided by International Energy Agency (IEA).
simultaneously [129]. These are: i) the relief of overloaded ac lines or even
bypassing whole grid corridors, ii) the prevention of excessive renewable energy
curtailment due to a lack of transmission capacity, iii) the potential to utilize
long underground cable segments to minimize visible impacts, iv) the capability
to connect remote resources to urban or industrial electricity consumption hubs
and v) the unprecedented operational flexibilities and control features compared to
previous generations of HVdc technology to account for changing grid conditions.
Analyzing these diverse requirements and the desired single corridor transmission
capacities of several gigawatts, bipolar MMC-HVdc configurations appear superior
compared to multiple monopolar solutions in parallel. Also from an operational
perspective, as already indicated in [121], benefits are mainly found in terms
of inherent redundancy at reduced investment expenses compared to multiple
parallel links. This includes remaining partial availability in the case of a wide
range of contingencies.
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1.2 Main Objective and Regulatory Scope
Electricity generation has been historically dominated by thermal power plants.
Accordingly, power systems were built for this use-case and optimized over decades.
As utilized technology has only been subject to moderate changes, profound
understanding of related phenomena, well developed normative frameworks and
substantial project as well as component related experiences were developed and
gathered. In contrast, facing progress leading to latest generation power electronic
assets based on either MMC-HVdc or different power electronic technology, a
tremendous change in complexity and related ac grid dynamic characteristics takes
place. While this influences fault and performance validation studies in a μs time
domain, as visualized in Fig. 1.2, adapted and extended simulation frameworks are
required to minimize or at least quantify novel technology-dependent risks at early
project preparation stages or during design phase. Within this doctoral thesis, re-
quirements to derive a generic bipolar MMC-HVdc control and protection concept
for fault, dynamic performance and interaction studies are compiled and further
elaborated. This includes system modeling, an overview of SM realizations and
aspects of modulation. Though, the main focus lays on grid synchronization and
sequence detection, control design for conventional operation and fault handling
purposes, balancing during and subsequent to fault events, protection design as
well as selected aspects of scheme wide system-performance coordination for link
and overlay grid applications.
With regards to the regulatory frame presented in [125] and [114], research is
guided by the following key premises. There shall be:
 capability to withstand quantity fluctuations and variations at the specified
connection point (frequency, ac and dc voltages)
 conformity with operational and dynamic requirements related to active and
reactive power control (control modes, technical constraints, prioritization)
 fault ride-through (FRT) capability and post fault recovery
 enhancement potential for advanced control features (mitigation or even
suppression of interactions, power oscillation damping, black start)
 and selective fault handling and protection design including a compliant
priority order
4
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Figure 1.2: Classification of overvoltages and power system phenomena
indicating changes related to recent MMC-HVdc technological
developments (bars marked with *); modified representation related
to [116] and [135]; abbreviations given in the Appendix.
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1.3 Potential Impact and Intended Contribution
Even though a broad range of power engineering disciplines is striven, contribution
particularly targets control, protection and system performance aspects. In order
to unveil the full potential of bipolar FB MMC-HVdc structures:
 a set of relevant basics in accordance with the desired simulation framework
objective is compiled. This includes MMC basics, system configuration
overview and state-of-the-art grid-code requirements
 a consistent converter-individual control and arm sum voltage balancing
concept is proposed
 the latter is extended with comprehensive ac FRT as well as control-wise dc
fault current interruption (FCI) capability utilizing FB SMs
 and a multi-layered protection and fault handling concept to detect and
differentiate typical faults within bipolar schemes is introduced
By means of electro-magnetic transient (EMT) simulations the proposed frame-
work facilitates a deeper understanding of occurring characteristic fault behavior,
shows the extent of acdc as well as intra-scheme interactions, validates dynamic
performance and permits quantification of converter-internal effects under various
operation conditions. Supplementary, potentials related to future overlay grid
application broaden the acquired insights.
1.4 Thesis Outline
This doctoral thesis is partitioned into eight chapters:
 Initially, Chapter 2 introduces fundamentals of MMC-HVdc systems. This
comprises MMC basics, SM topologies and their switching states, an overview
of modulation methods as well as modeling approaches suitable for EMT
studies. Additionally, a brief introduction of typical system configurations
and recent grid-code requirements is provided.
 Chapter 3 compiles control fundamentals and energetic relations followed
by a thorough literature review. Subsequently, the utilized control and
balancing concept, consisting of four layers and several subordinate functional
blocks, is presented.
 In Chapter 4 a multi-stage fault handling and protection concept is intro-
duced. This ensures a clear differentiation of various fault types and enables
an appropriate response to contingencies. Furthermore, energy-balancing
restrictions during faults and backup protection are discussed.
6
1.4. THESIS OUTLINE
 Related to a bipolar scheme utilizing overheadline (OHL) transmission,
Chapter 5 elaborates a generic design including brief insights into control,
fault handling and protection parameter determination.
 Closely linked to the previous part, Chapter 6 evaluates bipolar link re-
sponse to various contingencies. Results of EMT simulations are analyzed to
validate the proposed performance and selected sensitivities are highlighted
to promote a deeper understanding of parametric dependencies.
 Beyond, to also address the arising technical potential for future appli-
cations, Chapter 7 complements this thesis. The intrinsic potential of bipolar
FB MMC-HVdc related to multi-terminal and overlay grid transmission
solutions is highlighted.
 Finally, Chapter 8 concludes the thesis and names additional research
possibilities.
A reading of this thesis following the sequence of content is recommended as
the individual chapters are built upon each other. Mathematical derivations,
transformations or additional technical details related to the investigated schemes
are summarized within the Appendix.
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Chapter 2
Fundamentals of MMC-HVdc Systems
This chapter presents MMC-HVdc fundamentals and links related literature. Be-
yond a brief introduction of the MMC topology itself, types of SMs are listed
and switching states during operation as well as related insulated gate bipolar
transistor (IGBT) blocking behavior is composed. Further, modulation and con-
verter modeling accuracy are briefly addressed, since these aspects are considered
vital for a suitable EMT simulation framework. Finally, system configurations
in different variants are described and the bipolar solution is briefly compared
to monopolar schemes in terms of macroscopic characteristics. An overview of
the regulatory frame complements the analysis and collects a set of operational
requirements to be considered in the subsequent control and protection design.
2.1 Modular Multilevel Converter Basics
Introduction of the MMC enhanced the capability to connect remotely located
renewables and broadened the transmission grid extension and enforcement port-
folio [130, 50]. Compared to LCC and previously available VSC topologies, several
technical and economic drawbacks have been resolved and disruptively boosted the
VSC-HVdc power transmission market. Alongside that development, a fully new
class of modular power converters for various applications has been introduced
[62, 79]. Underlying superior technical and economic characteristics, especially
related to MMC-HVdc, are mainly affected by the following reasons:
 MMCs offer a high degree of modularity and are easily scalable for a wide
power range. Therewith associated benefits comprise utilization of medium-
voltage products and efficient manufacturing possibilities.
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Figure 2.1: MMC three-phase equivalent circuit.
 There are significantly reduced or even no ac filter needs due to quasi-
sinusoidal output quantities, which directly impacts converter station space
requirements.
 Active and reactive power at the ac point of common coupling (PCC) can
be independently controlled.
 Advanced operational features of MMCs can be unveiled by utilizing the dis-
tributed nature of SM energy storage to buffer fluctuations and to suppress
acdc interactions.
 The implementation of redundant SMs reduces unscheduled downtime due
to improved predictability and maintenance strategies.
 Lower losses occur due to the reduced switching frequency of power elec-
tronic devices to insert or bypass individual SMs compared to pulse-width
modulation-based (PWM) switching of multiple series-connected devices in
low-level VSC applications in a kilohertz range.
Further amplified with commissioning of the first MMC-HVdc project Trans Bay
Cable in the early year 2010 by SIEMENS [98], extensive research in power
transmission, high voltage engineering, power electronics as well as control devel-
opment was initiated. Besides analytical fundamentals and design optimization,
see [49, 126, 39, 77], especially controls – covered separately in section 3.3 later
on – attracted significant scientific interest.
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Figure 2.2: Overview of SM topologies: (a) half-bridge (HB), (b) full-bridge
(FB), (c) extended SMs.
Typically, a three-phase MMC, excluding peripheral equipment as depicted in
Fig. 2.1, is composed of three phase-modules (y ∈ {a,b,c}) consisting of an upper
(subscript p, positive) and lower (subscript n, negative) converter arm. Here, each
arm is equivalent to a series connection of m SMs and an arm inductor Larm.
Different from conventional VSC topologies, the distributed nature of energy
storage enables arm-independent output voltage emulation by either inserting
or bypassing corresponding SM capacitors to obtain nearly undistorted sinusoidal
output voltages and currents.
2.1.1 Submodule Topologies
The selection of a SM topology presents a key design factor influencing a variety
of MMC-HVdc scheme characteristics. Besides economic aspects like losses and
hardware costs, mainly linked to the number of utilized power electronic devices
[65], operational performance related to FCI capability and transient1 scheme be-
havior are affected. As of today, half-bridge (HB) SMs, see Fig. 2.2 (a), present the
state-of-the-art for offshore wind integration and interconnector projects with full
or a very high share of cable segments. Due to a generally reduced fault likeliness
caused by external origin (e.g. lightning, pollution), relatively slow fault clearance
by ac circuit breaker operation within several grid-cycles remains acceptable. But,
higher power ratings and utilization of OHL segments onshore require improved
performance to meet tightened fault clearance and auto-reclosure requirements
defined by transmission system operators (TSOs). Representing one feasible
alternative, an MMC-HVdc solution with FB SMs as shown in Fig. 2.2 (b) has been
selected for a first bipolar transmission project called ULTRANET in Germany
[96, 8] and is further investigated within this thesis. Obviously, besides boosted
operational flexibility like control-wise or IGBT blocking-based FCI addressed
1Scheme response is in a μs timescale. There is a negligible impact of the converter control
system on initial scheme response.
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within section 2.1.3, utilization of FB SMs significantly increases operational losses
due to the doubled number of participating power electronic switches. Therefore,
the overall degree of FB-utilization for MMC-HVdc applications is still relatively
scarce and mostly linked to mandatory operational demands. Those are for
example fast control-wise dc-side auto-reclosure with permanent reactive power
supply on the ac-side or improved multi-terminal or overlay grid extendability.
For the sake of completeness, see also Fig. 2.2 (c), research activities trying to
resolve this drawback shall be listed even though these topologies are not further
addressed. Their aim is to develop solutions beyond conventional FB solutions
offering similar operational benefits but with optimized system loss conditions.
In [89] a clamp-double SM (CDSM) has been proposed, which represents a series
connection of two HB SMs including a conduction-loss-optimized intermediate
switch. This switch is turned off during contingencies to form a structure similar
to a FB SM, where a countervoltage with respect to the present current direction is
applied to interrupt SM current flows. The achievable loss reduction compared to
a pure FB solution equals approximately 20 % according to [65]. Another widely
discussed measure is hybrid MMCs consisting of mixed SM stacks comprising
conventional [112, 35] or enhanced series-parallel HB and FB cells [107]. Hereby,
loss reduction can be achieved by reducing the ratio between FB and HB modules.
But, to maintain fault blocking capability, this measure is restricted as a critical
minimum countervoltage level shall not be violated2.
2.1.2 Switching States in Normal Operation
Typically HB cells equipped with two IGBTs (T1, T2) and two anti-parallel
diodes (D1, D2) are deployed in existing MMC-HVdc projects, see Fig. 2.2 (a).
To set individual output voltages uSM the SM capacitor is either bypassed or
inserted by switching on the corresponding power electronic device T2 or T1,
respectively. While inserted, this charges or discharges the SM capacitor (voltage
marked as uC) related to the prevalent arm current direction as given in the upper
part of Table 2.1. Assuming a stack with unequal charging states, a suitable
intra-arm balancing logic selects SMs to achieve a homogenizing behavior, where
activation order either starts from lowest or highest capacitor voltage, respectively.
Generally, this principle is similar for FB applications consisting of four IGBTs
(T1-T4) and anti-parallel diodes (D1-D4) as shown in Fig. 2.2 (b). Neverthe-
less, due to the additional degree of freedom related to the achievable negative
output voltage, increased complexity (dimension of switching logic signals) and
coordinated activation of pairs of IGBTs need to be resolved. Considering also
the fact that two bypass states exist, mainly from an operational and reliability
perspective, those should be altered to distribute stresses equally among the
2It should be noted that hybrid MMC solutions may additionally require adapted
modulation concepts and have an impact on converter-internal energetic behavior.
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individual semiconductor devices.
2.1.3 Blocking Behavior
Beyond conventional operation, contingencies which can not be handled by control
actions and arbitrary malfunctions must strictly lead to immediate IGBT blocking.
This is to avoid irreversible hardware damage primarily due to thermal issues.
Typically, as these events represent the most severe hardware stresses, design of
MMC-HVdc schemes and mainly selection of semiconductors are determined by
their severity.
Partially, conventional HB-realizations behave differently in blocked state com-
pared to FB systems as indicated in Fig. 2.3 and Table 2.2. Immediately at the
blocking instant, currents commutate into the anti-parallel diodes. Here, either
cell capacitors are directly bypassed (diode rectifier behavior, HB-specific) or the
full stack is inserted and a countervoltage is applied while modules are further
charged. This effect lasts either until the voltage across the SM stack drops below
the arm sum voltage, whereby remaining magnetic energy within the network is
fully dissipated, or an ac circuit breaker has cleared the fault. While the latter
behavior equals the one of a FB solution for a positive SM current, the uncontrolled
diode rectifier behavior can only be interrupted by opening corresponding ac
circuit breakers. This typically requires several grid cycles and must be considered
for the design of current and thermal withstand capability of the anti-parallel
diodes or an additionally triggered bypass thyristor.
Shifting the view towards the right part of Fig. 2.3, blocking of FB modules has
Table 2.1: HB and FB SM states during conventional operation.
topology uSM T1 T2 T3 T4 iSM duC/dt state
HB +uC 1 0 - - > 0 > 0 inserted
HB +uC 1 0 - - < 0 < 0 inserted
HB ≈ 0 V 0 1 - - > 0 - bypassed
HB ≈ 0 V 0 1 - - < 0 - bypassed
FB +uC 1 0 0 1 > 0 > 0 inserted
FB +uC 1 0 0 1 < 0 < 0 inserted
FB −uC 0 1 1 0 > 0 < 0 inserted
FB −uC 0 1 1 0 < 0 > 0 inserted
FB ≈ 0 V 1 0 1 0 > 0 - bypassed
FB ≈ 0 V 1 0 1 0 < 0 - bypassed
FB ≈ 0 V 0 1 0 1 > 0 - bypassed
FB ≈ 0 V 0 1 0 1 < 0 - bypassed
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Figure 2.3: HB and FB SM blocking behavior.
an identical effect regardless of the SM current direction. The cell capacitors are
always inserted in such a way that the FB voltage counteracts the present current
flow, which is therefore quickly terminated3. Nevertheless, also in this realization,
unwanted charging occurs in case the voltage across the SM stack exceeds the
present arm sum voltage or remaining magnetic energy must be dissipated, even
though the immediate need to open the ac circuit breakers becomes obsolete for
faults on the dc-side.
3Faults between converter transformer and SM stacks are continuously fed from the ac-side.
Table 2.2: HB and FB SM states subsequent to IGBT blocking.
topology uSM T1 T2 T3 T4 iSM duC/dt state
HB +uC 0 0 - - > 0 > 0 blocked
HB ≈ 0 V 0 0 - - < 0 - blocked
HB = 0 V 0 0 - - = 0 - blocked
FB +uC 0 0 0 0 > 0 > 0 blocked
FB −uC 0 0 0 0 < 0 > 0 blocked
FB = 0 V 0 0 0 0 = 0 - blocked
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2.1.4 Modulation Methods
The main task of the modulator, acting as the interface between control sys-
tem and hardware, is to translate corresponding reference values into individual
SM switching commands. In addition, retention of SM capacitor voltage devia-
tions within a tolerable range must be assured by appropriate insertion strategies
[133]. The resulting multi-dimensional optimization task [77], which underpins the
importance of appropriate logic-/algorithm-design and corresponding parameter
selection, is to determine a trade-off between average semiconductor switching
frequency (switching losses), maximum allowed SM voltage deviation from steady-
state during operation (defined by a tolerance band) and required size of the SM
capacitor or the selected number of spare SMs. Focussing further on control
aspects, additional delays and the discontinuous output voltage due to the bi-
nary switching states of single SMs impact converter controls and subsequently
MMC dynamics. Therefore, simulative representation of modulation phenomena
is essential to obtain feasible results in the context of EMT studies.
Generally, a wide spectrum of literature covers modulation aspects for different
MMC applications in an industrial or power transmission context [79]. But, while
the overall cell number and the relative height of individual cell voltages related
to the maximum arm output voltage strongly differ, suitability for MMC-HVdc
applications with several hundred modules operated at low single digit kilovolts
is of particular interest. The following paragraph briefly evaluates:
 precalculated switching pattern methods
 space vector methods
 multi-carrier methods
 algorithm-based methods
and identifies major characteristics.
One possibility to implement cell modulation is the utilization of precalculated
switching patterns updated every grid-cycle depending on the intended operation
setpoint provided by the control system. Those can be designed to eliminate either
specific harmonics or to reduce the average switching frequency of power electronic
devices to minimize corresponding losses [49, 37]. Furthermore, adaptions to deal
with circulating currents by adjusting the width of square pulses are presented
in [36] and capacitor voltage ripples are minimized in [38] by means of predictive
cell sorting. Nevertheless – with respect to the intended application, advanced
fault handling and operation under varying grid frequency or unbalanced ac grid
conditions – performance including active cell voltage balancing measures appear
limited due to the limited response speed within approximately one grid-cycle.
15
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Figure 2.4: Overview of MMC modulation schemes.
Regarding extended Space Vector Modulation (SVM) schemes, as further elabo-
rated in [49], the required reference voltage vector is compared with predetermined
switching states as indicated in Fig. 2.4. Here, the closest neighbouring options (by
assigning appropriate duty-cycles) enable emulation of the desired output behav-
ior. Drawbacks of this method are quickly increasing complexity for high numbers
of SMs, neglection of fluctuating SM voltages and sole consideration of phase-
related output quantities. This contradicts individual arm reference assignment
requirements by advanced control and balancing schemes, as no differentiation
between upper and lower arm is made.
Also, PWM schemes have been investigated for MMC applications by utilizing
a multitude of – triangular- or sawtooth-type – signals. Depending on the ar-
rangement of the carriers, this leads to either in-phase stacked Phase Disposition-
PWM (PD-PWM) or Phase-Shifted Carrier-PWM (PSC-PWM) techniques. By
comparing the requested reference waveform with the carrier signals, the number
of cells to be inserted is determined by a simple comparison. Again, methods
differ related to application to a full phase in [86] or directly to an individual arm
[102]. Subsequently, the final switching decisions for each arm are derived in a
second stage4 with respect to present current direction and individual SM charging
4Ordinary modulation schemes do not provide this downstream cell selection logic (reflecting
instantaneous SM capacitor charging status and arm current direction) and each SM is assigned
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status to achieve a harmonizing behavior of cell voltages. The corresponding basic
principle is depicted for individual arm modulation in Fig. 2.4. As carriers are not
continuously adapted with respect to varying cell voltages potential discrepancies
related to requested and effective output voltage with unfavourable impacts on
converter controls may occur. This is leading to tightened requirements related
to average switching frequency as well as SM capacitor size to minimize intra-arm
voltage deviations.
Consequently, algorithm-based methods arose. Typically, those are based on
Nearest Level Control (NLC) modulation [100, 27, 30] schemes, which differ
compared to previous approaches due to their immediate consideration of SM
voltages. Hereby, a given arm reference value is approximated by accumulating
the measured individual SM voltages within the correspondingly sorted vector
and inserting the cells until the requested setpoint is exceeded, see Fig. 2.4. While
activation logic dealing with the last cell is generally uncritical for applications
with a relatively high number of levels, more sophisticated methods like hybrid
modulation or rather tolerance band modulation are beneficial for low-level MMCs
or within relatively flat peak regions of reference voltages as discussed in [42] and
[32].
Even though these methods increase complexity related to signal acquisition and
computational resources, the improved accuracy – especially in the case of signif-
icantly deviating SM voltages – unveils a set of previously non-accessible degrees
of freedom and benefits. Those are: i) an increasing permitted voltage operation
range of SMs including less stringent sorting repetition rate requirements, ii)more
flexible cell design and iii) preservation of highly accurate emulation of requested
arm reference voltages during contingencies.
2.1.5 Submodule Stack Representation
Increasing utilization of power electronics in high voltage transmission networks
imposes challenges related to operational risk management. Beyond conventional
power system simulation (load flow, phasor domain) and small-signal stability
analysis, frameworks to address control interactions, harmonics and arbitrary ac,
dc, converter- or even SM-internal contingencies call for detailed EMT studies.
Especially in the case of drastically more complex MMC-HVdc technology (in
terms of number of power electronic switching devices) the choice of a meaningful
modeling depth needs to reflect the underlying study purpose to reach a reason-
able compromise between required accuracy and therewith related computational
burden.
In [122], different modeling approaches have been clustered related to their suit-
ability for circuit simulation, EMT, phasor domain or load flow studies. In total,
to one carrier. This potentially leads to significant cell voltage fluctuations and also highly
unequal duty-cycles and is therefore directly skipped within this compilation.
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five out of seven modeling approaches are considered appropriate for different
EMT-type studies, as indicated and briefly commented in Table 2.3. Nevertheless,
since the intended research purpose requires insights into converter-internal quan-
tities like energetic states of converter arms and arm currents, aggregated models
(Type 5-6 ) have to be discarded. Apart from that, very detailed representations
of individual SMs (Type 2-3 ) exceed a reasonable computational effort as they
massively increase the number of electrical nodes within the system.
Hence, a computationally more efficient but mathematically equivalent solution to
represent a full SM stack (SM quantities labeled by subscript SM) by a two-node
Thévenin – or rather solver-requested Norton equivalent – has been proposed in
[23]. It is based on a SM representation treating IGBT switches and anti-parallel
diodes as two state resistors (high and low impedance value Roff and Ron) like
in a Type 3 model, as depicted in Fig. 2.5, where only one device is conducting
at a given instance. Using the trapezoidal integration method, the SM capacitor
dynamics (quantities labeled by subscript C) during one simulation step can be
Table 2.3: Classification of converter arm modeling approaches according to
[122].
classification application study purpose and remarks
Type 1 circuit simulation
detailed circuit simulations for design validation,
focussing on individual or few stacked SMs, very
high complexity
Type 2 EMT tools
suitable for SM-internal faults, based on simplified
nonlinear IGBT and diode representations, access
to individual SMs, high complexity
Type 3 EMT tools
suitable for SM-internal faults, based on two-value
IGBT and diode representations, access to
individual SMs, high complexity
Type 4 EMT tools
suitable for arbitrary faults except SM-internal
contingencies, reduced equivalent circuit based on
two-value IGBT and diode representations,
remaining access to individual SM voltages, reduced
complexity
Type 5 EMT tools
suitable for ac and dc transient studies, includes
harmonic content, no access to individual SMs and
converter-internal quantities, low complexity
Type 6 phasor domain /
EMT tools
suitable for remote ac and dc transient studies,
excludes harmonic content, no access to individual
SMs and converter-internal quantities, very low
complexity
Type 7
load flow
calculation
suitable for steady-state studies only
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ts
iSM
Ron/off
uSM
Ron/off
iC
RC
ueqvC uC
Figure 2.5: HB SM representation following [23].
expressed as
uC(t) =
1
CSM
∫
iC(t)dt ≈ uC(t−∆T ) + 1
CSM
(
iC(t−∆T ) + iC(t)
2
)
∆T,
(2.1)
where ∆T corresponds to the simulation step width and CSM is the SM capacitor
size. By slightly reorganizing the term in eq. (2.1), this relation can be interpreted
as an equivalent voltage source and a series-connected resistor according to
uC(t) = RC · iC(t) + ueqvC (t−∆T ), (2.2)
where
RC =
∆T
2CSM
ueqvC (t−∆T ) =
∆T
2CSM
iC(t−∆T ) + uC(t−∆T ).
Note that RC is solely related to the capacitance and the simulation step width,
while ueqvC additionally depends on values of the last time step. Considering further
the resistances Ron and Roff, where information of the recent state is required
5,
individual and subsequently the full multi-valve representation is obtained follow-
ing [23]. Thus, information related to individual SM capacitor voltages remains
available.
Alternatively, accelerated SM stack models suitable for control design and dy-
namic investigations represented by a controllable voltage source have been pro-
posed. While remaining access to aggregated SM quantities is provided [108], see
also a related comparison provided in [9], this solution is typically utilized for
converter control and energy-balancing studies, see [81, 82].
5While a SM is blocked a diode network remains, which imposes simulative challenges
to determine the accurate status resulting in valid effective resistances within the electrical
network. Depending on the utilized simulation tool, different strategies utilizing either
interpolation or iterative techniques are further addressed in [106] and [84].
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2.2 System Configurations
HVdc schemes can be realized in monopolar or bipolar configurations [121], while
the selection is depending on various technical and non-technical aspects. Besides
economic considerations (e.g. investment costs and system losses), regulatory
requirements, planned future scheme or grid expansion capability, equipment
ratings as well as environmental constraints like ground return (GR) currents
may influence preferences. As visualized in Fig. 2.6, three main categories, namely
asymmetric or symmetric monopolar and bipolar configuration, exist. Related to
[121] and [52], the following overview is guided by associated feasibility inves-
tigations and a thorough forward-looking analysis and comparison of grounding
conditions for potential dc networks, respectively.
Focussing on asymmetric monopolar schemes, a single high voltage pole con-
ductor operating at full voltage rating is required. For the return path, either
ground currents via electrodes or a single point grounded DMR are utilized,
see Fig. 2.6 (a). As GR solutions are unlikely due to environmental constraints
high DMR operation voltage requirements and associated withstand ratings are
supposed to be avoided to account for economic reasons. Therefore, a solid
grounding is commonly applied. Nevertheless, pole to ground faults lead to high
steady-state fault currents, which have to be handled by appropriate hardware
and protection design.
Turning the view towards symmetric monopolar schemes with high impedance
grounding divergent characteristics are revealed. As typically indirect grounding
is realized by a high impedance star point reactor like shown in Fig. 2.6 (b) or
by high value resistive or capacitive grounding, steady-state fault currents are
avoided. This relieves pressure on protection speed requirements and FCI capa-
bility to operate the system within feasible technical (current rating) boundaries.
Also, the converter transformer has not to be designed to withstand permanent
superimposed ac and dc voltage stresses. Assuming a need for a return conductor,
initial investment difference between DMR for an asymmetric scheme and fully
isolated cable for a symmetric scheme appears rather small (similar copper cross
section and cable laying costs) and favour this type of configuration. Also, to
achieve equal transmission capacity, an asymmetric monopole must be designed
to withstand twice the rated voltage (to ground) compared to its symmetric
monopolar counterpart.
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(a) asymmetric monopolar configuration
(b) symmetric monopolar configuration
(c) bipolar configuration
DMR
GR
RGD
DMR
GR
midpoint
R/R-L grounding
C1
C1
C1p
C1n
C2
C2
C2p
C2n
converterconverter
converterconverter
converter converter
converterconverter
2 · unomdc
2 · unomdc
unomdc
unomdc
star point reactor
bipolar
terminal T1
bipolar
terminal T2
Figure 2.6: Overview of system configurations including terminal and converter
labels as well as nominal pole to pole voltages: (a) asymmetric
monopolar configuration, (b) symmetric monopolar configuration,
(c) variants of the bipolar configuration.
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This initially appears to contradict the need for bipolar HVdc solutions since
asymmetric monopolar schemes represent the underlying core building block.
However, to satisfy the need for bulk-power interconnectors, as for example pro-
posed and approved in recent grid development plans [129] and [128] in Germany,
HVdc schemes with increased power ratings and inherent redundancy or at least
measures to mitigate permanent full power-loss during contingencies are required.
Related to these changing prerequisites the following issues motivate utilization
of partially redundant rigid (RGD) or even fully redundant bipolar schemes with
GR or DMR, as shown in Fig. 2.6 (c):
 Due to the solid grounding in bipolar schemes, extensive equipment voltage
ratings can be avoided as overvoltages are less severe compared to symmetric
monopolar configurations.
 The RGD configuration presents a trade-off in terms of redundancy since a
faulted converter can be bypassed assuming an appropriately designed dc
switchyard. Nevertheless, permanent transmission line faults still lead to
full system shut-down as a spare return conductor is absent. Therefore, this
solution appears solely beneficial for schemes with full or a high share of
cable transmission segments.
 To avoid full power loss during arbitrary contingencies two parallel links are
required in case a symmetric monopolar configuration is selected. While this
accounts for four fully isolated conductors bipolar links in DMR or GR con-
figuration, consisting of two quasi-independent subsystems, reduce this num-
ber to three (two fully isolated conductors, one dedicated metallic return)
or to two (two fully isolated conductors, one ground return), respectively.
These types of implementations seem beneficial for schemes comprising a
significant share of OHL to account for increasing fault likeliness.
Within Table 2.4, a summary of macroscopic characteristics related to the intro-
duced bipolar configurations is compiled. As highlighted above, the corresponding
choice impacts redundancy or rather the extent of power loss due to contingencies
as well as environmental and economic aspects. Besides the typical grounding
configurations listed, variations utilizing combinations of solid, low to mid-size
impedance grounding or only surge protection of the terminal midpoint shown in
Fig. 2.6 (c) by arrestors6 can be applied with respect to the given technical re-
quirements. As this significantly affects fault response and scheme-wide insulation
coordination, a thorough analysis of the grounding concept is required.
6Floating terminal midpoint during normal operation, overvoltages clamped by surge
arresters during contingencies.
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Table 2.4: Overview of characteristics of different bipolar configurations.
bipolar configuration RGD GR DMR
return conductor ✕ (✓) ✓
dc current degrees of freedom 1 2 2
inherent redundancy (✓) ✓ ✓
redundancy related to
dc line faults
✕ ✓ ✓
redundancy related to
converter faults
(✓) ✓ ✓
grounding configuration (floating,
low to mid-size impedance)
floating/low
to mid-size
low/low floating/low
midpoint voltage shift ✓ ✕ ✓
2.3 Grid Code Requirements
MMC-HVdc schemes in general, but especially embedded bulk-power interconnec-
tors, show a significant impact on regional load flows, system dynamics and ac
grid stability. Therefore, in response to [125], a thorough set of connection rules
and dynamic characteristics has to be specified by relevant (significantly affected)
TSOs.
To assess the developed control, balancing, fault handling and protection frame-
work within this thesis, the following key premises related to recently published
Technical requirements for grid connection of high-voltage direct current systems
and direct current-connected power park modules [114] are considered. The fol-
lowing list qualitatively summarizes most relevant aspects:
 The converter shall remain connected to the power grid during frequency
deviations7 within a range of 47 Hz to 52 Hz, where the maximum rate of
change of frequency (ROCOF) stays below 2.5 Hz/s.
 Active power adjustments shall be achieved with respect to specified ramp
rates. Adaption must be initiated within less than 100 ms or 10 ms after
setpoint modification during normal or faulted conditions, respectively.
 The converter shall provide ride-through capabilities in the case of high or
low ac voltages. Depending on fault type the converter may only disconnect
if the highest or lowest ac phase-to-phase voltage violates specified voltage
envelopes.
7The range has been split into several intervals with different minimum connection period
requirements. As those exceed the duration of performed investigations they are not further
considered.
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 The converter shall provide a dynamic voltage response by injecting appro-
priate positive and negative sequence reactive currents. Their reference value
is determined by the relative voltage drop multiplied by an injection gain be-
tween two and six. Currents shall be modified to limit deviations of positive
and negative sequence compared to steady-state operation conditions (boost
or suppress positive sequence voltage, suppress negative sequence voltage).
 Reactive current injection during faults shall be prioritized related to active
current provision. Furthermore, the corresponding rise time shall stay below
30 ms until 90 % of the requested current level is reached, overshoots shall
remain below 15 % and overall settling time shall be less than 60 ms.
 The converter output voltage shall follow quality requirements within a
frequency range up to 5 kHz. If needed, additional active damping or
conventional filter capabilities shall be provided.
 The converter shall be capable to provide additional control features like
power oscillation damping, emergency power control, sub-synchronous os-
cillation damping as well as black start capability.
 The order of protection and control priorities shall follow: protection of
power grid and HVdc system, sub-synchronous oscillation damping, dynamic
voltage response, emergency power control, synthetic inertia provision, ful-
fillment of automatic response requirements, power oscillation damping,
limited frequency sensitive mode at under-frequency, steady-state voltage
control, limited frequency sensitive mode at over-frequency and limitation
of power ramp-rates.
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Bipolar MMC-HVdc Controls and
Balancing
3.1 Bipolar Terminal and Control Fundamentals
To pave the way towards the main part of this chapter, this section presents
fundamentals related to bipolar HVdc and MMC controls.
According to the HVdc network expansion each bipolar terminal (identifier Tx),
where x is an index numbered consecutively, consists of two series-connected
MMCs. These are assigned to the upper/positive or lower/negative subsystem
(Cxs), with s ∈ {p, n} as shown in Fig. 3.1. Due to the presence of a DMR, dc
quantity controls of upper (Cxp) and lower (Cxn) converter are fully independent
and enable asymmetric bipolar operation. Since (single point) grounding at a
distant terminal is implied to obtain the most generalized case, the intermediate
busbar – called midpoint – must be designed to handle rated current and with-
stand associated maximum voltage offsets related to the grounding position and
occurring transients. As usual for HVdc applications, a wye-delta transformer
decouples zero-sequence current propagation towards the HVac grid.
3.1.1 Three-Phase Equivalent Circuit
To perform circuit analysis and derive basic single- and three-phase relations, a
detailed equivalent circuit is provided within Fig. 3.2. Quantities related to the
upper subsystem C1p of investigated Terminal T1 and quantities related to the
dc-side are named explicitly.
Starting from the ac-side, each subsystem is connected to the three-phase network
(y ∈ {a, b, c}) at the PCC, where quantities are tagged accordingly (subscript
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bipolar terminal T1
midpoint
arbitrary bipolar HVdc network
distant solid
grounding
individual
converter controls
C1p
C1n
converter
converter
Figure 3.1: Schematic of an arbitrary bipolar HVdc network.
PCC). As grid voltages typically differ from required levels at the converter-side,
the adjacent transformer exhibits a non-unity transmission ratio and a phase
shift related to its vector group. This implies that it is required to measure and
monitor a second set of quantities (subscript conv), where related currents can
be directly linked to converter-internal stresses. Furthermore, due to the bipolar
configuration, voltages on the converter-side consist of an alternating part but
also imply an offset approximately half of the dc pole to ground voltage under
steady-state conditions. Turning the view towards the converter, SM stacks and
series connected inductors represent the six converter arms and are split into
an upper/positive and lower/negative group to enable an unequivocal marking
(subscript s,y). This is further supplemented by inflowing busbar currents (sub-
script dcs) and the converter-side dc voltage (subscript dc) mainly relevant for
control purposes. Proceeding to the dc-side, a differentiation between converter-
near voltages (subscript conv,dcs/DMR) and voltages beyond the dc smoothing
inductor and HVdc switch (subscript line,dcs/DMR) is made to differentiate
between stresses affecting insulation coordination of converters or the transmission
scheme. Further, to clearly assign incoming fault current traveling waves to
one bipolar subsystem for fault classification purposes, terminal currents on the
transmission side of the dc inductor (superscript Tx, subscript dcs/DMR) are
monitored. For the sake of completeness, aspects related to protection zone
definitions and surge arrestor placement, which will be addressed in-depth in the
following chapters, are indicated.
26
3
.1
.
B
IP
O
L
A
R
T
E
R
M
IN
A
L
A
N
D
C
O
N
T
R
O
L
F
U
N
D
A
M
E
N
T
A
L
S
uC1pPCC,a
uC1pPCC,b
uC1pPCC,c
iC1pPCC,a
iC1pPCC,b
iC1pPCC,c transformer C1p
transformer C1n
subsystem C1p
subsystem C1n
iC1pconv,a
iC1pconv,b
iC1pconv,c
uC1pconv,aN
uC1pconv,bN
uC1pconv,cNu
C1p
conv,N0
LarmLarmLarm
LarmLarmLarm
SM
SM
SM
SM
SM
SM
SM
SM
SM
SM
SM
SM
SM
SM
SM
SM
SM
SM
SM
SM
SM
SM
SM
SM
...
...
...
...
...
...
...
...
...
...
...
...
uC1pp,a u
C1p
p,b u
C1p
p,c
uC1pn,a u
C1p
n,b u
C1p
n,c
iC1pp,a i
C1p
p,b i
C1p
p,c
iC1pn,a i
C1p
n,b i
C1p
n,c
SM arrestor
ac-side
monitoring
ac fault
detection
converter ac
arrestor bank
C1p-ac: ac grid
protection zone
C1p-int: converter
protection zone
uC1pdc
uC1ndc
iC1pdcp
iC1pdcn
iC1ndcp
iC1ndcn
uT1conv,DMR
uT1conv,dcp
uT1conv,dcn
converter dc
arrestor bank
dc line arrestor
bank
dc midpoint
arrestor bank
dc-side
monitoring
dc fault
detection
C1p-int: converter
protection zone
C1p-dc: dc network
protection zone
iT1dcp
iT1DMR
iT1dcn
uT1line,dcp
uT1line,DMR
uT1line,dcn
Ldc
Ldc
Ldc
terminal
midpoint
Figure 3.2: MMC three-phase equivalent circuit in bipolar configuration connected to an arbitrary dc network.27
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3.1.2 Single-Phase Relations
To derive basic relations for a converter within a bipolar MMC-HVdc terminal
according to the equivalent circuit shown in Fig. 3.2, single-phase relations for
converter C1p are analyzed. Neglecting ac- and dc-side grid connection, this leads
to
uC1pconv,N0 + u
C1p
conv,yN + u
C1p
p,y + i
C1p
p,y · Rarm (3.1)
+ i˙C1pp,y · Larm − uC1pdc − uT1conv,DMR = 0
and
uC1pconv,N0 + u
C1p
conv,yN − uC1pn,y − iC1pn,y · Rarm (3.2)
− i˙C1pn,y · Larm − uT1conv,DMR = 0.
Here, Larm represents the arm inductor and Rarm aggregates parasitic ohmic com-
ponents related to the arm inductor, SM stacks (semiconductors and capacitors)
as well as connecting lines and busbars. This element is not explicitly shown
within the equivalent circuit. Assuming equal distribution of iC1pconv,y among the
upper and lower arms and considering the relation
iC1pconv,y = i
C1p
p,y − iC1pn,y , (3.3)
a phase-module current (subscript phm)
iC1pphm,y =
iC1pp,y + i
C1p
n,y
2
(3.4)
can be introduced. Calculating difference and sum according to eq. [(3.1)∓(3.2)]/2,
the basic control principle for decoupled ac- and dc-side current control related to
decoupled voltages uC1pΣ,y and u
C1p
∆,y with eliminated current system interdependen-
cies
uC1pΣ,y =
uC1pp,y + u
C1p
n,y
2
= −iC1pphm,y · Rarm − i˙C1pphm,y · Larm +
uC1pdc
2
(3.5)
and
uC1p∆,y =
uC1pn,y − uC1pp,y
2
= +iC1pconv,y · Rarm2 + i˙
C1p
conv,y · Larm2 + u
C1p
conv,yN +Offset
(3.6)
becomes apparent, see also [42, 30]. The highlighted remaining offset incorporates
uC1pconv,N0, u
C1p
dc /2 and u
T1
conv,DMR, but has no direct control impact as it is equal for
all three phases and the transformer setting (wye-delta) suppresses direct current
propagation towards the ac-side.
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3.1.3 Three-Phase Relations in αβ0-frame
The previous section unveiled the basic concept of decoupled current systems in
MMCs by introducing uΣ,y and u∆,y. In light of the underlying power system
application context, this relation is extended towards a generalized three-phase
representation resulting in[
uΣ,a
uΣ,b
uΣ,c
]
=
[−iphm,a · Rarm − i˙phm,a · Larm + udc2
−iphm,b · Rarm − i˙phm,b · Larm + udc2
−iphm,c · Rarm − i˙phm,c · Larm + udc2
]
(3.7)
and [
u∆,a
u∆,b
u∆,c
]
=

+iconv,a · Rarm2 + i˙conv,a · Larm2 + uconv,aN+iconv,b · Rarm2 + i˙conv,b · Larm2 + uconv,bN
+iconv,c · Rarm2 + i˙conv,c · Larm2 + uconv,cN

 . (3.8)
Typically, to obtain linear independent quantities for control development, volt-
ages and currents are transformed into orthogonal stationary αβ0-frame utilizing[
xα
xβ
x0
]
= T abc→αβ0
[
xa
xb
xc
]
(3.9)
as specified according to IEC 62428:2008 within Appendix A. This leads to[
uΣ,α
uΣ,β
uΣ,0
]
=
[ −iphm,α · Rarm − i˙phm,α · Larm
−iphm,β · Rarm − i˙phm,β · Larm
−iphm,0 ·Rarm − i˙phm,0 · Larm + udc2
]
(3.10)
and [
u∆,α
u∆,β
]
=
[
+iconv,α · Rarm2 + i˙conv,α · Larm2 + uconv,α
+iconv,β · Rarm2 + i˙conv,β · Larm2 + uconv,β
]
. (3.11)
Again, due to the selected transformer configuration, no zero-sequence component
iconv,0 can propagate towards the ac-side. This reduces the number of degrees of
freedom from six to five independently adjustable currents.
3.1.4 Equivalent Circuit in αβ0-frame
Within Fig. 3.3 the performed decomposition according to eq. (3.10) and (3.11)
is visualized. Even though the previous analysis neglected ac and dc peripheral
equipment and interconnecting lines, distant sources connected by an arbitrary
impedance are indicated since these are later on respected during control de-
velopment. Inspecting the result, it is obvious that five linear independent and
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3
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Figure 3.3: MMC equivalent circuit in αβ0-frame connected to arbitrary ac and
dc networks represented by Zac and Zdc [16].
therefore fully decoupled subsystems exist. This comprises two currents iconv,α/β
to manipulate the ac output, two inner currents iphm,α/β without any impact on
external quantities and a zero-sequence current iphm,0 to adjust the current at the
dc-side of the converter. Assuming balanced operation conditions, the relation
between iphm,0 and mapped dc-side currents of C1p corresponds to
iphm,0 =
1
3
idcp = −1
3
idcn. (3.12)
3.1.5 Arm Reference Voltages
Quantities are segmented further within this section to obtain insights related to
individual arm output voltages. Reminiscing the fact that
T
abc→αβ0
[
aa + ba
ab + bb
ac + bc
]
= T abc→αβ0
[
aa
ab
ac
]
+ T abc→αβ0
[
ba
bb
bc
]
, (3.13)
introduced voltage components in αβ0-frame can be rewritten as follows:
uΣ,α/β/0 =
up,α/β/0 + un,α/β/0
2
, u∆,α/β =
un,α/β − up,α/β
2
. (3.14)
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Utilizing this manipulation and calculating difference and sum with respect to
eq. (3.10) and eq. (3.11), this leads to[
up,α
up,β
up,0
]
=
[
uΣ,α − u∆,α
uΣ,β − u∆,β
uΣ,0
]
,
[
un,α
un,β
un,0
]
=
[
uΣ,α + u∆,α
uΣ,β + u∆,β
uΣ,0
]
. (3.15)
Transforming expressions back into abc-frame by means of[
xa
xb
xc
]
= Tαβ0→abc
[
xα
xβ
x0
]
(3.16)
given in Appendix A.1, individual arm voltage reference values transferred to the
final modulation layer are obtained:[
up,a
up,b
up,c
]
=
[
uΣ,a − u∆,a
uΣ,b − u∆,b
uΣ,c − u∆,c
]
,
[
un,a
un,b
un,c
]
=
[
uΣ,a + u∆,a
uΣ,b + u∆,b
uΣ,c + u∆,c
]
. (3.17)
3.2 Energetic Relations and Instantaneous Arm Power
While the previous section deduced fundamental relations with respect to current
control possibilities and highlighted decoupling of linear independent subsystems,
this section evaluates energy-related fundamentals and instantaneous arm pow-
ers. In a comparable manner, evaluation of an arm or rather a phase-module is
extended towards a comprehensive representation including suitable decomposi-
tion into transformed components. Subsequently, possibilities related to targeted
energy-balancing under balanced and unbalanced grid conditions are identified.
3.2.1 Energetic Relations in αβ0-frame
The total energy content stored within a single converter arm is defined by the
sum of SM energy contents and can be written as
Es,y =
1
2
· CSM ·
m∑
i=1
(
uis,y
)2
, (3.18)
where m is the number of SMs per arm, CSM the cell capacitor and u
i
s,y the
corresponding voltage of the i-th cell. Presupposing appropriate intra-arm voltage
balancing1, where uavgs,y represents an averaged SM charging status, the sum voltage
1It is not intended to control arm-internal imbalance between single SMs by means of
energy-balancing controls. Instead, intra-arm balancing is realized by appropriate sorting
strategies/logics, which are supposed to level out deviations.
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can be approximated by
uΣs,y =
m∑
i=1
(
uis,y
)
≈ m · uavgs,y . (3.19)
Utilizing this relation, eq. (3.18) can be reformulated according to [31] as
Es,y =
1
2
· CSM
m
· (uΣs,y)2. (3.20)
Introducing again sigma and delta components
EΣ,y =
1
2
(Ep,y + En,y) , E∆,y = Ep,y − En,y (3.21)
to obtain linear independent quantities, this leads to a set of relations in αβ0-frame
as follows:[
EΣ,α
EΣ,β
EΣ,0
]
=
1
2
· T abc→αβ0
[
Ep,a + En,a
Ep,b + En,b
Ep,c + En,c
]
(3.22)
and [
E∆,α
E∆,β
E∆,0
]
= T abc→αβ0
[
Ep,a −En,a
Ep,b −En,b
Ep,c −En,c
]
. (3.23)
The converter is within a balanced state if all components (filtered by appropriate
measures to suppress fluctuating superimposed shares), except EΣ,0, equal zero.
In the case of EΣ,0, the appropriate reference value needs to be derived based on
the desired average SM stack charging voltage uΣ,refΣ,0 equal for all arms according
to
ErefΣ,0 =
1
2
· CSM
m
· (uΣ,refΣ,0 )2. (3.24)
3.2.2 Instantaneous Arm Power in Steady-State
The instantaneous power of an arbitrary converter arm ps,y corresponds to the
derivative of the energy content E˙s,y and is expressed as
ps,y = E˙s,y = us,y · is,y, (3.25)
where us,y can be replaced by the appropriate relation given in eq. (3.17). Ad-
ditionally, is,y comprises iphm,y consisting of a dc component as well as initially
neglected inner current components for balancing purposes and – assuming non-
saturated arm inductors [42] – the ac currents of the converter iconv,y are equally
distributed among upper and lower arms.
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Analyzing a single phase-module y of converter C1p, this results in
pp,y = E˙p,y = (uΣ,y − u∆,y) ·
(
iphm,y +
1
2
iconv,y
)
(3.26)
and
pn,y = E˙n,y = (uΣ,y + u∆,y) ·
(
iphm,y − 1
2
iconv,y
)
. (3.27)
Reviewing eq. (3.7) and eq. (3.8), under the assumption that resistive and in-
ductive voltage drops are relatively small in relation to the remaining voltage
components, the relations uΣ,y ≈ 12udc and u∆,y ≈ uconv,yN become apparent.
Furthermore, iphm,y is constant while iconv,y solely contains fundamental grid
frequency components in steady-state operation. Performing above stated multi-
plications, this leads to
pp,y = E˙p,y = uΣ,y · iphm,y − 1
2
u∆,y · iconv,y (3.28)
+
1
2
uΣ,y · iconv,y − u∆,y · iphm,y
and
pn,y = E˙n,y = uΣ,y · iphm,y − 1
2
u∆,y · iconv,y (3.29)
− 1
2
uΣ,y · iconv,y + u∆,y · iphm,y.
Following the presented order, individual terms can be characterized in detail as
highlighted within Table 3.1, if no additional internal currents are required for
balancing purposes. Here, ω represents the grid angular frequency.
Table 3.1: Composition of instantaneous arm powers in steady-state.
term main impact
composition during
steady-state operation
uΣ,y · iphm,y
dc-side power
exchange
p = const
1
2
u∆,y · iconv,y
ac-side power
exchange
p = const+ f(2ω)
1
2
uΣ,y · iconv,y
oscillating power
component
p = f(ω)
u∆,y · iphm,y
oscillating power
component
p = f(ω)
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By defining
pΣ,y =
1
2
· (pp,y + pn,y) , p∆,y = pp,y − pn,y , (3.30)
a direct link between instantaneous arm powers and energetic deviations following
the calculation of eq. [(3.28)±(3.29)]/2 can be established. This leads to
pΣ,y = E˙Σ,y = uΣ,y · iphm,y − 1
2
u∆,y · iconv,y (3.31)
and
p∆,y = E˙∆,y = uΣ,y · iconv,y − 2 · u∆,y · iphm,y, (3.32)
which results in[
pΣ,α
pΣ,β
pΣ,0
]
=

E˙Σ,αE˙Σ,β
E˙Σ,0

 = 1
2
T
abc→αβ0
[
pp,a + pn,a
pp,b + pn,b
pp,c + pn,c
]
(3.33)
and [
p∆,α
p∆,β
p∆,0
]
=

E˙∆,αE˙∆,β
E˙∆,0

 = T abc→αβ0
[
pp,a − pn,a
pp,b − pn,b
pp,c − pn,c
]
(3.34)
in αβ0-frame.
3.2.3 Unbalanced Conditions
Under unbalanced grid conditions, converter voltages and currents comprise pos-
itive and negative sequence components. As the transformer blocks the zero-
sequence component it is discarded in this section. Following the definition in [119]
and assuming equal quantity amplitudes in each phase, voltages are expressed by
uconv,aN = uˆ
+1
conv · sin(ωt+ ϑ+1) + uˆ−1conv · sin(ωt+ ϑ−1)
uconv,bN = uˆ
+1
conv · sin(ωt− 23π + ϑ
+1) + uˆ−1conv · sin(ωt+ 23π + ϑ
−1) (3.35)
uconv,cN = uˆ
+1
conv · sin(ωt+ 23π + ϑ
+1) + uˆ−1conv · sin(ωt− 23π + ϑ
−1),
whereas the currents correspond to
iconv,a = iˆ
+1
conv · sin(ωt+ ϕ+1) + iˆ−1conv · sin(ωt+ ϕ−1)
iconv,b = iˆ
+1
conv · sin(ωt− 23π + ϕ
+1) + iˆ−1conv · sin(ωt+ 23π + ϕ
−1) (3.36)
iconv,c = iˆ
+1
conv · sin(ωt+ 23π + ϕ
+1) + iˆ−1conv · sin(ωt− 23π + ϕ
−1).
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Here, uˆ±1conv and iˆ
±1
conv are the positive/negative sequence ac voltage and ac current
amplitudes, respectively. Further, ω represents the grid angular frequency and
ϑ±1 as well as ϕ±1 describe phase shifts.
Converting eq. (3.35) and eq. (3.36) into stationary αβ-frame, the following arm
voltage (neglecting additional voltage drops)
uconv,α = +u
+1
conv,α + u
−1
conv,α
= +uˆ+1conv · sin
(
+ωt+ ϑ+1
)
+ uˆ−1conv · sin
(
+ωt+ ϑ−1
)
(3.37)
uconv,β = +u
+1
conv,β + u
−1
conv,β
= −uˆ+1conv · cos
(
+ωt+ ϑ+1
)
+ uˆ−1conv · cos
(
+ωt+ ϑ−1
)
, (3.38)
and current components
iconv,α = +i
+1
conv,α + i
−1
conv,α
= +iˆ+1conv · sin
(
+ωt+ ϕ+1
)
+ iˆ−1conv · sin
(
+ωt+ ϕ−1
)
(3.39)
iconv,β = +i
+1
conv,β + i
−1
conv,β
= −iˆ+1conv · cos
(
+ωt+ ϕ+1
)
+ iˆ−1conv · cos
(
+ωt+ ϕ−1
)
(3.40)
result.
3.2.4 Instantaneous Arm Powers Under Unbalanced Conditions
Remembering that ps,y = E˙s,y , the direct impact of instantaneous power compo-
nent deviations on energetic changes arises based on the integral relation
Es,y(t) =
∫ t
0
ps,y(τ )dτ + Es,y(0). (3.41)
Following further the definition given in [119], where instantaneous arm powers
are separated into an average and oscillating component
ps,y = p¯s,y + p˜s,y =
˙¯Es,y +
˙˜Es,y, (3.42)
obtained non-fluctuating power components p¯s,y =
˙¯Es,y or rather the transformed
relations indicate theoretically available balancing possibilities2 . Inserting the
expressions stated in eq. (3.37) to (3.40) into eq. (3.33) and (3.34), see [47] as
well as Appendix B for further details and supplementary maths, the resulting
relations unveil possibilities to modify energetic quantities by adjusting corre-
sponding power components. This requires internal converter currents – which
2The following mathematical derivation implies ideal suppression of intrinsically present
instantaneous power or rather energy fluctuations within an MMC. Implementation details
related to filter types and design are provided later in the course of this thesis.
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are independently controllable and do neither affect power exchange on the ac-
nor dc-side of the MMC – are appropriately selected to generate non-fluctuating
power terms. With respect to the present dc as well as positive and negative
sequence ac voltages introduced in section 3.2.3 converter-internal currents shall
be composed of dc (idcphm,α/β), see Appendix C, and individual sequence current
components (i±1
phm,α/β
)
[
iphm,α
iphm,β
]
=
[
idcphm,α + i
+1
phm,α + i
−1
phm,α
idcphm,β + i
+1
phm,β + i
−1
phm,β
]
. (3.43)
To exclude inappropriate methods, the following evaluation names and briefly
characterizes the range of suitable measures for HVdc applications.
Total Energy-Balancing
The average energy drift p¯Σ,0 =
˙¯EΣ,0 of a converter, which is affecting all arms
and their corresponding SM charging status in an equal manner, changes in the
case of an imbalance between ac- and dc-side power exchange. Therefore, three
possibilities exist under unbalanced conditions to return the system into a steady-
state. Within Table 3.2, the obtained expression
p¯Σ,0 = uΣ,0iphm,0
TOT-A
−1
4
(
u+1∆,αi
+1
conv,α + u
+1
∆,βi
+1
conv,β
)
TOT-B
(3.44)
−1
4
(
u−1∆,αi
−1
conv,α + u
−1
∆,βi
−1
conv,β
)
TOT-C
is term-wise interpreted according to general suitability of individual parts.
Horizontal Energy-Balancing
A horizontal imbalance between the three phase-modules mainly occurs in the
case of contingencies. Inspecting
p¯Σ,α = uΣ,0i
dc
phm,α
HOR-A
−1
4
u+1∆,αi
−1
conv,α +
1
4
u+1∆,βi
−1
conv,β
HOR-B
(3.45)
−1
4
u−1∆,αi
+1
conv,α +
1
4
u−1∆,βi
+1
conv,β
HOR-C
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and
p¯Σ,β = uΣ,0i
dc
phm,β
HOR-A
+
1
4
u+1∆,αi
−1
conv,β +
1
4
u+1∆,βi
−1
conv,α
HOR-B
(3.46)
+
1
4
u−1∆,αi
+1
conv,β +
1
4
u−1∆,βi
+1
conv,α
HOR-C
,
three theoretically available modes are unveiled. Again, the corresponding Ta-
ble 3.3 evaluates feasibility of each potential mode.
Vertical Energy-Balancing
Unlike the previously discussed total and horizontal instantaneous power compo-
nents, deviations in vertical dimension require provision of a suitable composition
of converter-internal positive and negative sequence currents. Unfortunately, no
alternative utilizing ac or dc currents exists. Nevertheless – where VER-a depicts
unbalanced (u−1
∆,α/β
6= 0) and VER-b balanced (u−1
∆,α/β
= 0) conditions – when
considering the relevant equations
p¯∆,α = −u+1∆,αi−1phm,α + u+1∆,βi−1phm,β − u−1∆,αi+1phm,α + u−1∆,βi+1phm,β (3.47a)
=︸︷︷︸
u−1
∆,α/β
=0
−u+1∆,αi−1phm,α + u+1∆,βi−1phm,β (3.47b)
p¯∆,β = +u
+1
∆,αi
−1
phm,β + u
+1
∆,βi
−1
phm,α + u
−1
∆,αi
+1
phm,β + u
−1
∆,βi
+1
phm,α (3.48a)
=︸︷︷︸
u−1
∆,α/β
=0
+u+1∆,αi
−1
phm,β + u
+1
∆,βi
−1
phm,α (3.48b)
p¯∆,0 = −u+1∆,αi+1phm,α − u+1∆,βi+1phm,β − u−1∆,αi−1phm,α − u−1∆,βi−1phm,β (3.49a)
=︸︷︷︸
u−1
∆,α/β
=0
−u+1∆,αi+1phm,α − u+1∆,βi+1phm,β. (3.49b)
it is obvious that permanent drifts only occur during transients and are not linked
to the currents relevant for power exchange. This is guiding the way towards
measures to entirely turn off vertical balancing during unbalanced conditions,
mainly to lower current stresses of power electronic devices as highlighted within
Table 3.4.
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Table 3.2: Possibilities to realize total energy-balancing.
mode measure quantity remark
TOT-A adjust dc current idc
utilized to guarantee the specified ac
power exchange at the PCC, applied
during ac faults
TOT-B
adjust ac positive
sequence current
i+1
conv,α/β
utilized in the case of specified dc
current or dc voltage control, applied
during dc faults
TOT-C
adjust ac negative
sequence current
i−1
conv,α/β
negative sequence voltage only
present during ac faults, high current
stresses due to typically low voltage
amplitudes, grid-code restrictions
apply
Table 3.3: Possibilities to realize horizontal energy-balancing.
mode measure quantity remark
HOR-A adjust inner current i
dc
phm,α/β
related inner converter currents have
no impact on ac or dc output
quantities, requires presence of a dc
voltage
HOR-B
adjust ac negative
sequence current
i−1
conv,α/β
utilization of negative sequence
currents solely required during
unbalanced ac faults, use discarded
for balancing purposes
HOR-C
adjust ac positive
sequence current
i+1
conv,α/β
utilization of positive sequence
currents is discarded to avoid impact
on ac power exchange, high
additional current stresses due to
typically low negative sequence
voltage amplitudes
Table 3.4: Possibilities to realize vertical energy-balancing.
mode measure quantity remark
VER-a
(unbalanced)
adjust inner
currents
i±1
phm,α/β
vertical energetic drifts solely caused
by transient events, no impact of ac-
or dc-side currents during normal
operation, instantaneous disturbance
rejection requires highly accurate and
fast sequence voltage decomposition
VER-b
(balanced)
adjust inner
currents
i±1
phm,α/β
vertical balancing disabled during
unbalanced conditions, avoidance of
additional inner currents especially
during transient events, rebalancing
only subsequent to contingencies
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3.3 Introduction to the Control and Balancing Realization
As presented, the distributed allocation of capacitors in MMC arms increase
available degrees of freedom but also complexity related to converter operation.
This is in contrast to centralized energy storage solutions on the dc-side related to
two- or three-level VSCs and requires novel control and balancing concepts. The
following literature review briefly summarizes history, identifies present practice
and arranges the initial starting point for the proposed control and balancing
concept.
3.3.1 Literature Review
As previously indicated in section 2.1, related topics represent a vital field of
power engineering and are extensively covered in academia. This section describes
evolution and state-of-the-art MMC control approaches for HVdc applications
during balanced and unbalanced grid conditions including effects on converter-
internal energy distribution and aspects related to grid synchronization.
Evolution of MMC Controls and Balancing
Initial works on converter controls, as intrinsic MMC dynamics differ compared to
previous VSC topologies, mainly addressed measures to mitigate unprecedented
effects related to inner converter currents (often also referred to as circulating
or differential currents excluding the zero-sequence component). If unconsidered,
related currents cause additional stresses of IGBTs as well as losses and increasing
requirements related to SM quantity and capacitor size due to higher SM stack sum
voltage fluctuations. As a solution, [5] proposed an adapted modulation concept
and [102] introduced a circulating current suppressing controller (CCSC) leading
to improved performance during steady-state operation. Due to the straight-
forward applicability, by eliminating negative-sequence double line-frequency cir-
culating current components utilizing a corresponding rotating reference frame,
the CCSC is still widely utilized in HVdc scheme and grid studies [122]. While
these measures solely addressed internal currents, fundamental circuit analysis has
been further extended by energetic considerations [31] and several contributions
proposed supplementary energy-balancing loops to improve performance during
and subsequent to dynamic operation point changes, see [12, 11, 85]. Nevertheless,
proposed controls still provided limited performance during unbalanced ac grid
conditions. To achieve a more generalized degree of applicability, additional
modifications to suppress dc voltage ripples by a zero-sequence differential voltage
controller including a band-pass filter [101] or rather a proportional-integral-
resonant (PIR) individual arm current controller have been introduced [67, 68].
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Decoupled MMC Controls and Balancing
Even though previously introduced control and balancing methodologies provide
a suitable response to a wide range of operational conditions, performance lim-
itations arise due to deficient decoupling of current and voltage quantities as
well as energy states related to the SM stack charging status. As proposed in
several contributions following a similar methodology, indicated in [89] as well
as in commercial patents [126] and elaborated in greater detail in [72, 16, 42],
straightforward analysis and separation of linear independent quantities enable de-
coupled current controls and targeted energy-balancing for arbitrary applications.
In total, this comprises six current (five+one depending on the ac-side transformer
configuration) and six energy states for a three-phase converter. Appropriate
utilization of these degrees of freedom enables independent control of ac-side,
inner and dc-side currents and offers energy-balancing possibilities in several
dimensions as stated in Table 3.2-3.4. Besides total energy control via ac- or dc-
side, this incorporates the chance to rebalance the system in a horizontal (between
the three converter phase-modules) or vertical (between upper and lower arm
of a single converter phase-module) dimension without manipulating converter-
external quantities.
MMC Controls and Balancing in the Case of External Contingencies
Based on previously introduced basics and considering grid code related require-
ments specified within section 2.3, appropriate performance of HVdc converters
has to be assured in the case of external contingencies. This includes, besides dc
faults leading to an immediate output current reduction, handling of unbalanced
ac conditions and coordinated FRT during distant ac faults within the connected
network. Technically, this affects sequence detection and grid synchronization,
sequence current controls as well as converter energy-balancing strategies.
In grid-connected converter applications, as addressed in [134, 25], synchronous
reference frame phase-locked loops (SRF-PLL) do not provide suitable character-
istics in terms of phase angle and grid frequency estimation during unbalanced
grid faults or in the case of distorted grid conditions. Therefore, implementation
of advanced PLL structures utilizing selective filtering techniques – which also
enable appropriate estimation of sequence or harmonic components – is inevitable
to overcome related drawbacks. Even though a wide range of solutions is avail-
able, only a limited number of approaches is offering fast dynamic response,
disturbance rejection and furthermore harmonic extraction capability. Besides
widely applied decoupled double synchronous reference frame PLL (DDSRF-PLL)
utilizing a cross-feedback decoupling network or notch-structures, these are –
given in the most generalized form – multiple second-order generalized integrator-
based frequency or phase-locked loop (MSOGI-FLL/-PLL) and multiple complex
coefficient filter-based PLL (MCCF-PLL), see [24] for a comparison.
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Self-commutated power electronic circuits based on IGBT switches, like in type 4
wind turbines (WT) with fully rated converters or any VSC, enable independent
adaption of positive and negative sequence currents during unbalanced ac grid
conditions, see [110]. Besides negative sequence current suppression, either uti-
lizing a simple negative sequence feed-forward or an active control-wise current
suppression strategy, also more sophisticated methods to balance individual phase
output voltages or to boost/reduce corresponding sequence voltage amplitudes
injecting appropriate reactive current components exist. While this field mainly
evolved based on considerations related to wind power plant controls, as addressed
in [105, 76], also a growing interest related to MMC-HVdc applications arose.
While [3] provides a general overview related to different control strategies and
effects on ac output quantities as well as dc link voltage ripples, [19] investigates
effects related to an embedded MMC-HVdc scheme with respect to predefined re-
active current injection strategies and [92, 93] discuss extended current limitation
aspects. Nonetheless, insights related to converter energy-balancing still remain
rather indistinct.
This shortcoming has been picked up by several contributions focussing on MMC
analysis under arbitrary unbalanced conditions. In [81, 82], current reference
determination under singular unbalanced voltage conditions and a universally
applicable control design methodology are proposed. Furthermore, [47] provides
a straightforward analysis of non-fluctuating power components to identify avail-
able balancing possibilities and presents a control concept based on proportional
(integral) resonant (P(I)R) current controllers.
3.3.2 Related Publications
The control and balancing concept presented in this chapter has been developed
and extended throughout the entire duration of this thesis. Major milestones,
besides additional contributions listed in Appendix G.3, have been published
in IEEE Transactions on Power Delivery [Jrnl2016a, Jrnl2018d] and have been
presented at the IEEE International Energy Conference (Energycon) [Conf2016a]
in May 2016.
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3.4 Control and Balancing Concept
This section presents the implemented control and balancing concept for an in-
dividually controlled MMC in the bipolar configuration with DMR. It is parti-
tioned into four layers taking into account both signal flows and cascaded control
structures. Individual layers are subdivided into core building blocks related to
their functionality. An overview, including references to subsections, is provided
within Fig. 3.4. In the first layer quantity determination as well as outer control
loops are covered, which requires transformation of various measurements for
control purposes and processing of external references provided by a dispatch
center. Note that ac quantities now refer to the selected PCC located on the
ac-side of the converter transformer. This differs compared to the circuit analysis
provided within section 3.1, where quantities are related to the converter-side of
the transformer. The second layer addresses energy-balancing aspects to remain
the system within its operational boundaries, while the third layer discusses
implementation and design of converter-internal current controls. To determine
SM-individual IGBT switching commands, the fourth layer highlights arm output
reference value determination and cell modulation.
As already indicated in the previous literature review in section 3.3.1, design and
especially tuning of MMC-related controls calls for a well-structured and straight-
forward approach. Furthermore, to add functional enhancements or modify indi-
vidual parts in the course of generic studies, simple extendability or replacement
of individual building blocks is required. Therefore, a cascaded control struc-
ture based on proportional integral (PI)-controllers with optional anti-windup
extension has been selected3. The detailed structure of the selected parallel PI-
controller is indicated in Fig. 3.5 and corresponds to
K(s) =
(
kp +
1
sTi
)
(3.50)
in Laplace domain. To specify the controller settings, assuming the most gener-
alized representation, proportional gain kp, integral time constant Ti as well as
upper limup and lower limlow output limit need to be defined.
3It should be noted that fully integrated state-space approaches leading to periodic bilinear
time-varying models exist, see evolution in [63, 64, 71, 72].
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Figure 3.4: Overview of proposed converter control and balancing concept partitioned into four layers and several
underlying core building blocks. Signal flows and dimensions indicated accordingly.
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kp
Ti
upper limit
limup
lower limit
limlow
reset
reset
PI-Parameters:
kp, Ti, limup, limlow
Figure 3.5: Utilized parallel PI-structure with optional anti-windup functional-
ity.
If not stated differently, control parameters are approximated by applying either
the symmetrical optimum method or the modulus optimum method depending on
the loop characteristics (outer or inner loop) and dynamic requirements (high
disturbance rejection capability or fast dynamic response), see [127] and [132] for
further in-depth theoretical background. Feasible performance has been validated
for a wide range of converter-related (conventional VSC as well as MMC) appli-
cations [6, 42, 30] and enables the requested straightforward adaptation possibility
in the case of changing normative constraints/guidelines or transmission system
as well as converter design modifications.
3.4.1 Sequence Component Decomposition and PLL
Unlike for offshore wind applications or weak electrical grid conditions, no grid-
forming properties like in [93] are needed in the case of embedded HVdc4. However,
it is required to appropriately synchronize to the grid-imposed and variable fre-
quency and decompose positive and negative sequence components (voltages and
currents) to comply with grid-codes under balanced and unbalanced operation
conditions. Typically, this is realized by decoupled double synchronous rotating
reference frames (sequence indicator and order ±n = ±1) and low-pass or notch
filtering of dq-components [91]. Within this work, a different approach utilizing
complex transfer functions with polarity-selective filtering capability is selected.
Their application is enabled as three-phase quantities transformed into αβ-frame
form an orthogonal system, see [99] for further insights. The corresponding two-
module complex coefficient filter (TM-CCF) is beneficial for two main reasons.
First, with respect to realizations in [134, 91], additional reverse transformations
(±n = ±2) into a uniform frame for cross-feedback decoupling become obso-
4This excludes black-start capability and potentially requires reconsideration in the case of
continuously increasing shares of power electronic in-feed in the future.
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lete. Second, the developed framework strives to facilitate easy expandability to
implement functions beyond the immediate scope like harmonic extraction and
compensation. This can be achieved by utilizing MCCF structures like in [46].
In order to realize sequence component or even harmonic decomposition by polarity-
selective filters in Laplace domain, a simple real first-order low-pass structure
H(s) =
ωc
s+ ωc
(3.51)
with cutoff angular frequency ωc is modified by substituting
s→ s− j(±n)ωest, (3.52)
where ωest represents the estimated grid angular frequency to retune the filters
during operation in the case of grid-frequency variations. This leads to the
complex5 first order band-pass filter (CBF) realization
H±1CBF(s) =
ωc
s∓ jωest + ωc . (3.53)
Assuming an arbitrary complex (α+jβ) input quantity in Laplace domain Xαβ(s)
composed of fundamental as well as harmonic components with highest occurring
order k and neglecting further disturbances or noise, the relation
Xαβ(s) =
k∑
i=−k
[
Xiαβ(s)
]
(3.54)
can be introduced. Following the calculation of overall control deviation and su-
perimposing the relevant CBF output representing the remaining filter stimulation
in steady-state, the generalized MCCF transfer function according to
Y ±nαβ (s) = H
±n
CBF,αβ(s)
[
Xαβ(s)−
k∑
i=−k
[
Y iαβ(s)
]
+ Y ±nαβ (s)
]
︸ ︷︷ ︸
E±n
CBF,αβ
(s)
(3.55)
is obtained. To account for well-established signal processing and control realiza-
tions in αβ-frame, it appears convenient to realize the required complex transfer
function as a real two-input-two-output system. Herewith, a cross coupling be-
tween α and β components is introduced, see [61] for further insights, resulting in
the translated time domain CBF representation according to [28, 25] as visualized
in Fig. 3.6.
5It is important to highlight that corresponding real and imaginary parts do solely describe
a relative contribution to the impulse response, see [99].
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e±nCBF,α(t)
e±nCBF,β(t)
ωc
ωc
ωc
ωc
∫
∫
±nωest
±nωest
y±nα (t)
y±nβ (t)
Figure 3.6: Complex bandpass filter implementation.
PCC Voltage Quantity Decomposition and PLL
According to requirements stated in section 2.3, converters need to adapt reactive
current references according to the change in sequence voltage amplitudes at
the PCC. This presupposes, besides suitable decomposition techniques achieved
by the TM-CCF, fast voltage synchronization (individual sequence phase angle
determination) to obtain the correct alignments. Under normal operation condi-
tions, as highlighted within Fig. 3.7, this is conventionally achieved by a straight-
forward PLL implementation where the positive sequence phase angle θ+1 =
+ωt immediately results in the steady-state (subscript stdy) inverse phase angle
θ−1stdy = −θ+1 = −ωt used to suppress negative sequence output currents. Here,
ω = 2πf , where f is the grid frequency. In contrast, unbalanced conditions call for
additional modifications, if a particular negative sequence reactive output current
is required. Assuming a feasible negative sequence voltage magnitude threshold
is exceeded – potentially reflected by reasonable grid-code provided deadband
ranges or at least caused by signal acquisition accuracy or present background
noise – a simple threshold or hysteresis characteristic is applied to switch between
steady-state θ−1stdy and dynamic (subscript dyn) θ
−1
dyn phase angle. While [91]
resolves this task by determining the required negative sequence angular relation
in αβ-frame, this work introduces a second PLL, which is solely enabled during
unbalanced conditions. Even though this introduces an additional controller,
associated benefits include tuning for comparatively low voltage magnitudes and
the possibility to modify dynamic response related to the individual demands.
Design of the TM-CCF including PLL controllers respects recommendations de-
rived in [25]. Besides evaluation of robustness and disturbance rejection ca-
pability, especially the accordance of response speed is of interest related to
HVdc applications, see [114]. This requires selection of a crossover frequency
ωco (typical range 2π20 up to 2π25 rad/s, see [25]) as well as a constant parameter
g (typical range 1.732 up to 3.732, see [25]) linked to the resulting phase margin.
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Figure 3.7: TM-CCF implementation to decompose PCC voltages including
PLLs.
Subsequently, the parameters can be derived based on
kPLLp = ωco, T
PLL
i = g/ω
2
co, ωc = g · ωco (3.56)
where kPLLp , T
PLL
i are related to the PLL PI-controllers
6 and ωc is the CBF cutoff
angular frequency.
PCC Current Quantity Decomposition
Similar to sequence voltage decomposition, a TM-CCF is established to estimate
positive and negative sequence current components, see Fig 3.8. While generally
6The PLL controller inputs, as visualized in Fig. 3.7, are per-unitized by dividing through
either reference voltage amplitude or deadband width.
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Figure 3.8: TM-CCF implementation to decompose PCC currents including
modified fundamental positive sequence estimation.
signal routing and filter-design is equal compared to the previous section, a major
difference exists related to the estimated fundamental positive sequence current
transferred to the underlying inner control loops. To appropriately decouple the
different current regulators under arbitrarily unbalanced or distorted conditions,
effects related to unconsidered harmonics, measurement-related noise or power
electronic switching distortion are solely incorporated into the modified positive
fundamental component (superscript *) i+1
∗,est
PCC,α/β
. This is achieved by substracting
all separately extracted components as proposed in [45, 44]. Exemplarily for the
fundamental sequence case, this corresponds to
i+1
∗,est
PCC,α/β
= imeasPCC,α/β − i−1,estPCC,α/β (3.57)
and targets the direction of unwanted effects to one control loop to improve
dynamic performance.
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Figure 3.9: Determination of energetic quantities.
3.4.2 Quantity Transformation
Besides PCC voltages and currents, which have been already processed leading to
sequence quantity and phase angle estimations, energy states and phase-module
currents need to be derived based on SM voltage and arm current measurements.
Energetic Quantity Determination
Prior to the decomposition and application of Clarke transformation, the energy
content of each arm has to be estimated. As indicated in section 3.2.1, equal
distribution of sum voltage among the SM capacitors is implied as internal arm
imbalances are treated separately by appropriate modulation algorithms, see also
[82, 47]. This reduces computational efforts related to determination of arm
energies by calculating, similar to eq. (3.20), only a single multiplication according
to
Eests,y ≈ 12 ·
CSM
m
· (uΣ,meass,y )2 = 12 ·
CSM
m
·
(
m∑
i=1
(
ui,meass,y
))2
, (3.58)
where Eests,y is the resulting arm energy estimation to be further processed.
Turning the view towards Fig. 3.9 and following the decomposition, a filter-stage is
included to suppress fluctuating components. This separation is required to realize
energy controls solely considering average terms as mathematically realized within
eq. (3.42) by neglecting oscillating parts. In literature, a wide range of filter types
has been considered. Besides finite impulse response (FIR) or notch realizations,
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Figure 3.10: Determination of phase-module currents.
see [42, 82], lowpass filters are selected in the course of this thesis to account for
mainly two reasons. First, unwanted effects caused by various phenomena (power
electronic switching patterns, nonlinearities, etc.) require appropriate suppression
to minimize acdc interactions or converter-internal disturbances. Second, the wide
frequency range specified within the grid connection conditions compromises the
performance of filter structures tuned for a nominal condition. Related filter time
constants (T
EΣ,α/β
σ,f /T
EΣ,0
σ,f /T
E∆,α/β/0
σ,f ) are clustered according to the energy loop
affiliation following the order horizontal, total and vertical balancing.
Phase-Module Current Determination
Phase-module currents are determined in a straightforward manner according to
section 3.1.3. As an input, see schematic overview provided within Fig. 3.10, mea-
sured arm currents (imeass,y ) are transformed in αβ0-frame and resulting quantities
are directed to corresponding current control loops.
3.4.3 Outer Controls
This work investigates embedded MMC-HVdc applications. Therefore, individual
converters adjust active and reactive power exchange according to the assigned
control mode. At system level, the corresponding TSO or link operator co-
ordinates behavior of affected assets at their specified PCC. Besides numerous
derivatives, the two most basic realizations related to a link application are PPCC-
QPCC- or udc-QPCC-control mode each implemented at one terminal7. Unlike for
low-level VSCs, see for example [110], the decoupled control possibility of ac and
dc quantities as well as the absence of a centralized dc capacitor in MMC-HVdc
applications cause a need for adapted control design and implementation, see [95].
7Further possibilities are remaining combinations of PPCC/PPCC(f)/udc with
QPCC/QPCC(uPCC)/cos(ϕ), but are beyond the scope of this work.
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Figure 3.11: Outer control implementation in PPCC-QPCC control mode.
PPCC-QPCC-Controlled Station
In order to realize ac-side controls, discussed further in section 3.4.10, direct-
quadrature-transformation (dq) is utilized according to Appendix A. Therefore,
appropriate reference values must be determined based on the selected active and
reactive power setpoints and transferred to the inner control loops as shown in
Fig. 3.11. Similar to [92, 30], the generalized relationships at the PCC follow
PPCC =
3
2
(
u+1PCC,di
+1
PCC,d + u
+1
PCC,qi
+1
PCC,q
)
(3.59)
and
QPCC =
3
2
(
u+1PCC,qi
+1
PCC,d − u+1PCC,di+1PCC,q
)
, (3.60)
where corresponding current reference values are obtained utilizing estimated
(superscript est) input and uncertainty-compensated reference values to be set
(superscript set) according to
i+1,refPCC,d =
2
3
(
u+1,estPCC,dP
set
PCC + u
+1,est
PCC,qQ
set
PCC
)(
u+1,estPCC,d
)2
+
(
u+1,estPCC,q
)2 (3.61)
and
i+1,refPCC,q =
2
3
(
u+1,estPCC,qP
set
PCC − u+1,estPCC,dQsetPCC
)(
u+1,estPCC,d
)2
+
(
u+1,estPCC,q
)2 . (3.62)
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To maintain the system within a balanced state, the dc-side power exchange
Pdc = 3udciphm,0 = udcidcp = −udcidcn (3.63)
is supposed to follow modifications on the ac-side within a reasonable timespan
to avoid exceedance of energy-related SM constraints. Therefore, rewriting the
relation above leads to
irefphm,0 =
1
3
irefdcs =︸︷︷︸
Pdc=PPCC
P setPCC
3 · urefdc
, (3.64)
where power value to be applied and dc voltage reference values are utilized.
In the case of a sustaining mismatch or dc voltage drift, the intrinsic buffering
capability of an MMC is used and additional energy-balancing loops equalize
setpoints. Related to the latter loops, which only compensate permanent energetic
drifts (deviation from averaged values), this significantly improves dynamic system
response in the case of rapid operation point changes.
As further described in [30], outer PCC active and reactive power controllers
are theoretically obsolete. Nevertheless, to account for the impact of peripheral
equipment and uncertainties (impedance of power transformer, converter control
and adjustable cooling power supply located at the tertiary transformer winding,
etc.), controllers with unity gain and a time constant significantly higher than the
one of current control loops are set up according to
kP/Qp = 1, (3.65)
and
T
P/Q
i > 10 ·
(
T
i+1
PCC,d/q
i
)
. (3.66)
udc-QPCC-Controlled Station
The dc voltage controller is embedded within a cascaded control structure, see
Fig. 3.12. Due to the selected current direction, an inverted controller output is
required, see Fig. 3.2. Unlike direct (open-loop) dc voltage control (immediate
adaption of uΣ,0), the underlying iphm,0 control loop provides a straightforward
current limitation capability. This is beneficial – especially related to operation
of bipolar schemes – to avoid severe overcurrents during contingencies and dy-
namic events. To reduce acdc interactions the feed-forward power reference value
transferred towards the ac-side is low-pass filtered and again the intrinsic buffering
capability of an MMC is exploited. This is, for example, beneficial in case the
opposite converter within a link quickly adjusts transmitted dc current leading
to an energy balancing task, which requires the voltage-controlled station to
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Figure 3.12: Outer control implementation in udc-QPCC control mode.
adapt its output power. As requirements related to reactive power control remain
unchanged, implementation does not differ compared to a PPCC-QPCC-controlled
station.
In order to derive dc voltage controller parameters the dynamics of the dc link
voltage is modeled like in [85]. Therefore, the overall line capacitance is aggre-
gated (Ceqvdc , mainly related to capacitance per km of line C
′ and dc filters) and
connected in parallel to a virtual dc current source/sink (ieqvdc , not measurable)
representing the opposite station as shown in Fig. 3.13. Considering relations
given in eq. (3.64), this results in
u˙dc =
ieqvdc − 3 · iphm,0
Ceqvdc
(3.67)
and the coupling between dc voltage and phase-module current is expressed by(
1
3
ieqvdc − iphm,0
)
︸ ︷︷ ︸
1
3
i
eqv
C
=
Ceqvdc u˙dc
3
. (3.68)
Control parameters are approximated utilizing the symmetrical optimum method
similar to [30]. Related to the schematic in Laplace domain presented within
Fig. D.1, this leads to
kudcp =
T udcloop
a · kudcloop · T udcσ
=
Ceqvdc
a · 3 · T udcσ , (3.69)
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Figure 3.13: Simplified approximation of dc-side voltage dynamics.
and
T udci = a
2 · T udcσ /kudcp , (3.70)
where T udcloop and k
udc
loop represent loop integral time constant as well as overall gain
linked to eq. (3.68). Furthermore, following the design rules as derived in [132],
parameter a is set to 2 and
T udcσ = T
udc
σ,f + T
udc
σ,a + T
udc
σ,c + 2(T
iphm,0
σ,c + Tσ,m)
represents the non-compensable time constant considering measurement filter,
data acquisition and control delay (subscript f, a, c) and twice the subordinate
control8 as well as modulation (subscript m) delays.
3.4.4 Total Energy-Balancing
Within section 3.2.4, the average instantaneous arm power component p¯Σ,0 has
been derived. With respect to the intended control of quantities on the dc-side
and at the PCC, we can rewrite eq. (3.44) neglecting converter-internal losses as
p¯Σ,0 =
1
2
udciphm,0 − 1
4
(
u+1PCC,di
+1
PCC,d + u
+1
PCC,qi
+1
PCC,q
)
(3.71)
− 1
4
(
u−1PCC,di
−1
PCC,d + u
−1
PCC,qi
−1
PCC,q
)
,
where ac quantities have been transformed into dq-frame. Depending on the
overall converter operation mode, see Table 3.2 for feasibility considerations, either
balancing mode TOT-A or TOT-B are applied to restore steady-state conditions
by adding ancillary power components. Here, ErefΣ,0 corresponds to the definition
given in eq. (3.24). In the first setting, the phase-module current or rather dc
current is modified to avoid unwanted modifications at the PCC (suitable for
a PPCC-QPCC-controlled station). Otherwise, the positive sequence current is
adapted (suitable for a udc-QPCC-controlled station), see Fig. 3.14.
8The inner current control loops are later on designed utilizing modulus optimum strategy.
Therefore, these loops can be approximated by a first-order transfer function with twice the
intrinsic non-compensable time-constant.
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Figure 3.14: Total energy-balancing implementation.
Implementation of TOT-A
To improve controller performance, especially during dynamic setpoint adaptions
and faults, optional feed-forward (superscript ff) power imbalance compensation
can be applied. Setting eq. (3.71) to zero and rearranging the expression to define
an additional phase-module current component then leads to
iffphm,0 =✘
✘
✘
✘
✘
✘
+u+1,refPCC,di
+1,ref
PCC,d + u
+1,ref
PCC,qi
+1,ref
PCC,q + u
−1,ref
PCC,di
−1,ref
PCC,d + u
−1,ref
PCC,qi
−1,ref
PCC,q
4 · 1
2
urefdc
,
(3.72)
where reference values are strictly considered to minimize acquisition impacts
encouraged by the fact that the relatively slow superimposed controller accounts
for remaining deviations9. The first term in the nominator of eq. (3.72) is dis-
carded. Underlying outer controls signal routing including implemented coupling
of ac- and dc-side in section 3.4.3 already fed forward this power component.
A second consideration has to be avoided to prevent incorrect operating points
leading to potentially severe converter energy drifts. Furthermore, as PLL(s) align
the sequence voltages to maintain u+1PCC,q = u
−1
PCC,q ≈ 0 and typically no active
power in-feed is applied in the negative sequence u−1PCC,d ≈ 0, the remaining parts
are of minor significance and are just respected for the sake of completeness.
Control of energy states is mainly required in the case of externally triggered
distortions. Therefore, symmetrical optimum method is applied to tune the con-
troller. With respect to Fig. D.2, this results in
k
EΣ,0
p =
T
EΣ,0
loop
a · kEΣ,0loop · T
EΣ,0
σ
=
1
a
2
· unomdc · T
EΣ,0
σ
, (3.73)
9A feed-forward compensation utilizing reference values has proven superior performance
subsequent to contingencies during extensive simulative evaluations.
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and
T
EΣ,0
i = a
2 · TEΣ,0σ /kEΣ,0p , (3.74)
where
T
EΣ,0
σ = T
EΣ,0
σ,f + T
EΣ,0
σ,a + T
EΣ,0
σ,c + 2 ·
(
T
iphm,0
σ,c + Tσ,m
)
includes the sum of all non-compensable time constants and a is set to 2.
Implementation of Mode TOT-B
Following the same procedure for the determined alternative TOT-B, the expres-
sion is set to zero and rearranged to define an additional positive sequence active
current component. This yields to
i+1,ffPCC,d =
✭
✭
✭
✭
✭✭4 · 1
2
urefdc i
ref
phm,0 − u+1,refPCC,qi+1,refPCC,q − u−1,refPCC,di−1,refPCC,d − u−1,refPCC,qi−1,refPCC,q
u+1,refPCC,d
(3.75)
where strictly reference values are considered. Again, the first term in nominator
of eq. (3.75) is discarded, while remaining components are approximately zero
as coupling of ac- and dc-side has already been realized utilizing measured dc
quantities in the outer control building block10,
According to Fig. D.3 and similar to the previous part, symmetrical optimum
method yields to
k
EΣ,0
p =
T
EΣ,0
loop
a · kEΣ,0loop · T
EΣ,0
σ
=
4
a · u+1,nomPCC,d · T
EΣ,0
i
, (3.76)
and
T
EΣ,0
i = a
2 · TEΣ,0σ /kEΣ,0p , (3.77)
where
T
EΣ,0
σ = T
EΣ,0
σ,f + T
EΣ,0
σ,a + T
EΣ,0
σ,c + 2 ·
(
T
i+1
PCC,d
σ,c + Tσ,m
)
represents the sum of associated non-compensable time constants and a is set to
2.
10Unlike for a PPCC-QPCC-controlled converter station, straightforward power output
prediction can not be provided for a converter controlling the dc voltage. The applied setpoint
is mainly related to the independently controlled opposite converter of a link, assuming no
physical limits leading to output restrictions are violated. To obtain a reliable and quasi-
instantaneous (feed-forward) ac positive sequence current reference, the lowpass filtered value
of the instantaneous dc power output is utilized, see section 3.4.3.
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Figure 3.15: Horizontal energy-balancing implementation.
3.4.5 Horizontal Energy-Balancing
Handling of energetic imbalance in horizontal direction (between converter phase-
modules) is an essential feature to guarantee appropriate performance of MMC-
HVdc schemes. This is especially the case during unbalanced ac grid conditions.
Even though several degrees of freedom exist, as shown in Table 3.3 and evaluated
in [47], utilization of direct current components in the phase-module currents
idcphm,α/β (mode HOR-A) offers a benefit and has therefore been selected. Here,
neither ac current nor dc current exchange are modified. While the utilization
of lowpass filters to suppress inherent energetic fluctuations retards dynamic
performance, a feed-forward compensation is advantageous, see Fig. 3.15. To limit
deviations during dynamic setpoint adaptions requested by grid code specifications
summarized in section 2.3, requested reference values are directly passed through
following a similar strategy as in [13]. The associated mathematical expression
is obtained by setting eq. (3.45) and eq. (3.46) to zero, respectively. Considering
reference values related to the PCC quantities, this leads to
idc,ffphm,α =
+u+1,refPCC,αi
−1,ref
PCC,α + u
−1,ref
PCC,αi
+1,ref
PCC,α − u+1,refPCC,βi−1,refPCC,β − u−1,refPCC,βi+1,refPCC,β
4 · 1
2
urefdc
,
(3.78)
and
idc,ffphm,β =
−u+1,refPCC,αi−1,refPCC,β − u−1,refPCC,αi+1,refPCC,β − u+1,refPCC,βi−1,refPCC,α − u−1,refPCC,βi+1,refPCC,α
4 · 1
2
urefdc
.
(3.79)
Application of symmetrical optimum method further enables achievement of suit-
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able distortion rejection capability. With respect to Fig. D.4, this results in
k
EΣ,α/β
p =
T
EΣ,α/β
loop
a · kEΣ,α/βloop · T
EΣ,α/β
σ
=
1
a · u
nom
dc
2
· TEΣ,α/βσ
, (3.80)
and
T
EΣ,α/β
i = a
2 · TEΣ,α/βσ /kEΣ,α/βp , (3.81)
where
T
EΣ,α/β
σ = T
EΣ,α/β
σ,f + T
EΣ,α/β
σ,a + T
EΣ,α/β
σ,c + 2 ·
(
T
iphm,α/β
σ,c + Tσ,m
)
features all non-compensable time constants and a is set to 2.
3.4.6 Vertical Energy-Balancing
As highlighted within section 3.2.4, vertical energetic deviations between up-
per and lower arms of phase-modules are solely adjustable by utilizing specific
converter-internal currents referred to as iverphm,α/β in Fig. 3.16. Even though
it initially appears straightforward to neglect this adaptability, observing the
fact that only internal currents are capable to cause permanent vertical drifts,
unforeseen imbalances may occur due to other reasons. These could be un-
certainties related to quantity estimation during dynamic events, effects caused
by occurring contingencies or inaccuracies depending on the inherent system
complexity. Unfortunately, with respect to the generalized relations in eq. (3.47a)-
(3.49a), continuous regulation under arbitrary voltage conditions imposes diffi-
culties. As described in [81], singular unbalanced situations – where positive
and negative sequence voltage magnitudes equal each other – lead to a current
reference calculation problem resulting in infinite values. Therefore, as proposed in
[82] as one possible workaround, vertical balancing is turned off during unbalanced
contingencies and re-initiated after voltage recovery11.
This simplifies the relevant power component terms and leads to the statements
provided in eqs. (3.47b)-(3.49b). Subsequently, similar to [71, 42, 30], associated
voltage and current quantities in stationary αβ-frame are re-expressed by a su-
perposition of positive and negative sequence quantities in forward and backward
rotating dq-frame, respectively.
In the case of steady-state (balanced) voltage conditions (u+1∆,q ≈ 0,u−1∆,d/q ≈ 0)
and neglecting fluctuating components, this results in
11A thorough overview and evaluation of alternative measures to mitigate current reference
value determination difficulties and their impacts on energetic behavior is provided in [81].
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Figure 3.16: Vertical energy-balancing implementation.
p¯∆,α = −u+1∆,di−1phm,d+u+1∆,qi−1phm,q︸ ︷︷ ︸
≈0
⇒ i−1phm,d = −
p¯∆,α
u+1∆,d
(3.82)
p¯∆,β = +u
+1
∆,di
−1
phm,q +u
+1
∆,qi
−1
phm,d︸ ︷︷ ︸
≈0
⇒ i−1phm,q = +
p¯∆,β
u+1∆,d
(3.83)
p¯∆,0 = −u+1∆,di+1phm,d−u+1∆,qi+1phm,q︸ ︷︷ ︸
≈0
⇒ i+1phm,d = −
p¯∆,0
u+1∆,d
, (3.84)
where maximum active power components are obtained by phase-module currents
in phase with the ac voltage at the converter. Since the phase angle is acquired at
the PCC a compensation of transformer (subscript xfo) phase shift δxfo and the
modulation delay δm to obtain θ+1,ver and θ−1,ver = −θ+1,ver is required. Conse-
quently, vertical balancing reference currents in αβ-frame are derived according
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to [
iverphm,α
iverphm,β
]
=
[
i+1phm,α + i
−1
phm,α
i+1phm,β + i
−1
phm,β
]
= T dq→αβ︸ ︷︷ ︸
θ=θ+1,ver
[
i+1phm,d
i+1phm,q
]
+ T dq→αβ︸ ︷︷ ︸
θ=θ−1,ver
[
i−1phm,d
i−1phm,q
]
. (3.85)
Finally, utilization of symmetrical optimum method with respect to Fig. D.5 leads
to the following set of control parameters
k
E∆,α/β/0
p =
T
E∆,α/β/0
loop
a · kE∆,α/β/0loop · T
E∆,α/β/0
σ
=
1
a · u+1,nom∆,d · T
E∆,α/β/0
σ
, (3.86)
and
T
E∆,α/β/0
i = a
2 · TE∆,α/β/0σ /kE∆,α/β/0p , (3.87)
where
T
E∆,α/β/0
σ = T
E∆,α/β/0
σ,f + T
E∆,α/β/0
σ,a + T
E∆,α/β/0
σ,c + 2 ·
(
T
iphm,α/β
σ,c + Tσ,m
)
features the related sum of non-compensable time constants and a is set to 2.
3.4.7 Balancing Current Limitation
Especially in the case of MMC applications, it is necessary to monitor and limit
currents consisting of a multitude of individual components12. Related to balancing
current contribution and respecting introduced feed-forward compensation, gen-
eral relations are obtained for total (both modes), horizontal and vertical balancing
limiters. Those are:
lim
i
tot,max
phm,0
up/low
= ±(itot,maxphm,0 − |iffphm,0|). (3.88)
lim
i
+1,tot,max
PCC,d
up/low
= ±(i+1,tot,maxPCC,d − |i+1,ffPCC,d|), (3.89)
lim
i
hor,max
phm,α/β
up/low
= ±(ihor,max
phm,α/β
− |ihor,ff
phm,α/β
|), (3.90)
lim
i
±1,ver,max
phm,d/q
up/low
= ±i±1,ver,max
phm,d/q
, (3.91)
where currents with superscript max represent the maximum reference current
contribution of a single balancing loop to be defined with respect to maximum
IGBT current limits. Unlike for total and horizontal balancing, limitation mea-
sures concerning vertical balancing must not consider additional feed-forward
terms.
12Note that arm currents cannot be limited, which is mainly due to the decoupled current
control approach. Furthermore, to avoid significant oversizing of inherent current capabilities,
selected thresholds shall reflect occuring simultaneity of balancing needs.
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Figure 3.17: DC current control and limitation implementation.
3.4.8 DC Current Controls
Control implementation to adjust the zero-sequence phase-module current iphm,0,
which is directly linked to the dc current, is depicted within Fig. 3.17 and follows
eq. (3.10). To address given hardware constraints related to the limited SM current
capability, the maximum setpoint irefphm,0 must be restricted
13.
With respect to the connected dc-side transmission scheme and related dynamics,
see indication given within the simplified control loop representation in Laplace
domain in Fig. D.6, controller tuning according to the derived equivalent circuit
utilizing modulus optimum method in Fig. 3.3 has been discarded. Instead, control
parameters are determined following an approach according to [21, 56], where
structured feedback gains are utilized. Here, to reflect necessities to utilize only
locally available quantities, a PI-control structure is emulated.
To highlight the underlying methodology a generalized extended control problem
according to Fig. 3.18 is considered. This corresponds to
[
x˙
e˙
]
︸ ︷︷ ︸
˙˜x
=
[
A 0
−C 0
]
︸ ︷︷ ︸
A˜
·
[
x
e
]
︸ ︷︷ ︸
x˜
+
[
B
0
]
︸ ︷︷ ︸
B˜
·u, (3.92)
where
y = C · x˜ (3.93)
and with C = I (identity matrix)
u = −
[
+Fscp , +F
sc
i
]︸ ︷︷ ︸
F
· [x˜] . (3.94)
Here, F is the feedback gain matrix subject to structural constraints (superscript
sc) dictating its zero entries.
13Note that the limitation must be chosen in coordination with the ac current controller.
The bypassed balancing current is independently limited within the total energy controller.
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Figure 3.18: Block diagram of structurally constrained control problem.
This leads to the task to
minimize
x˜
J =
1
2
∫ ∞
0
(
x˜TQx˜ + uTRu
)
dt, (3.95)
where ˙˜x =
(
A˜− B˜F
)
x˜ and F ∈ S. (3.96)
Here, S determines the subspace which includes the provided set of structural
constraints.
To apply this methodology to the underlying iphm,0-control loop, the following
steps must be performed:
 determination of a suitable transmission line model utilizing parallel π-
sections based on the given line geometry according to [29]
 identification of effective iphm,0 converter control loop impedance and delays
 formulation of corresponding state space representation,
 selection of structural constraints to emulate a PI-control structure based
on locally available quantities
 selection of suitable weighting matrices to promote the intended behavior
 and solving of optimization problem utilizing the algorithm presented in
[21]. This results in a directly applicable set of PI-parameters kp and Ti
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Figure 3.19: Internal current control implementation.
3.4.9 Internal Current Controls
Dynamics related to inner converter currents iphm,α/β , as derived in section 3.1.4
and visually depicted in Fig. 3.3, correspond to a first order system mainly
affected by the selected converter arm inductor Larm and aggregated resistance
Rarm
14. Therefore, to obtain the fastest possible dynamics and settling time,
modulus optimum method is utilized to design the implemented PI-controller.
With respect to the reference current composition consisting of constant and
alternating components, use of an integral gain may be discarded for two reasons.
First, an integral gain causes a phase shift between input and output signal, which
has an adverse effect in light of the desired current alignment related to the vertical
balancing task. Second, presence of an integral gain in upstream energy-balancing
controllers already ensures appropriate performance.
With respect to Fig. D.7, this yields to the following proportional and (optional)
integral gain
k
iphm,α/β
p =
T
iphm,α/β
loop
2 · kiphm,α/βloop · T
iphm,α/β
σ
=
Larm
2 · T iphm,α/βσ
, (3.97)
and (not recommended as mentioned above)
T
iphm,α/β
i = T
iphm,α/β
loop /k
iphm,α/β
p =
2 · T iphm,α/βσ
Rarm
, (3.98)
where
T
iphm,α/β
σ = T
iphm,α/β
σ,f + T
iphm,α/β
σ,a + T
iphm,α/β
σ,c + Tσ,m
represents the total non-compensable time constant.
14This includes parasitic resistive elements related to the inductor, busbars and internal
connecting lines as well as power electronic switches.
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3.4.10 AC Current Controls
For MMC-HVdc applications, ac-side controls refer to a particular PCC specified
by the relevant TSO. This connection point is typically located on the grid-side
of the converter transformer. To derive underlying dynamics for control design,
initially in αβ-frame, the basic relations given in eq. (3.11) need to be adapted
with respect to the shifted reference point and a non-unity transformer ratio rxfo
15.
Consequently, transforming arm-related impedances (R′arm,L
′
arm) to the PCC-side
according to
uˆPCC
uˆconv
= rxfo,
1
2
L′arm = r
2
xfo · 12Larm,
1
2
R′arm = r
2
xfo · 12Rarm, (3.99)
and representing the transformer by its characteristic series impedance (Rxfo,
Lxfo), this leads to[
u′∆,α
u′∆,β
]
=
[
uPCC,α
uPCC,β
]
+Rac
[
iPCC,α
iPCC,β
]
+ Lac
d
dt
[
iPCC,α
iPCC,β
]
, (3.100)
where[
u∆,α
u∆,β
]
=
1
rxfo
[
u′∆,α
u′∆,β
]
(3.101)
and
Lac = Lxfo +
1
2
L′arm, Rac = Rxfo +
1
2
R′arm. (3.102)
The corresponding equivalent circuit is visualized in Fig. 3.20.
Associating this modification with previously introduced sequence currents as well
as voltages and replacing αβ-frame quantities by their corresponding relations in
oppositely rotating dq-frames according to[
x+1α
x+1β
]
= Tdq→αβ︸ ︷︷ ︸
θ=θ+1
PCC
[
x+1d
x+1q
]
,
[
x−1α
x−1β
]
= Tdq→αβ︸ ︷︷ ︸
θ=θ−1
PCC
[
x−1d
x−1q
]
, (3.103)
the fundamental reference frame current control relations are obtained like in
[134, 44, 30]16. Those correspond to[
u+1
′
∆,d
u+1
′
∆,q
]
=
[
u+1PCC,d
u+1PCC,q
]
+
[
+Rac −ωLac
+ωLac +Rac
] [
i+1PCC,d
i+1PCC,q
]
+ Lac
d
dt
[
i+1PCC,d
i+1PCC,q
]
(3.104)
15Note this does not include the transformer vector group. This aspect will be addressed
and considered later on in section 3.4.11.
16Note that a positive current represents in-feed/injection into the ac grid.
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Figure 3.20: Extended ac-side equivalent circuit in αβ-frame respecting a non-
unity transformer ratio.
and [
u−1
′
∆,d
u−1
′
∆,q
]
=
[
u−1PCC,d
u−1PCC,q
]
+
[
+Rac +ωLac
−ωLac +Rac
][
i−1PCC,d
i−1PCC,q
]
+ Lac
d
dt
[
i−1PCC,d
i−1PCC,q
]
.
(3.105)
Utilizing the relations above as well as the decoupled estimated sequence quantities
based on section 3.4.1, controls according to Fig. 3.21 can be set up resulting in
four arm output reference voltages u±1
∆,d/q
. Furthermore, inspecting the control
loop approximation in Fig. D.8, control parameters can be calculated applying
modulus optimum method to achieve fast settling time17.
k
i±1
PCC,d/q
p =
T
i
±1
PCC,d/q
loop
2 · k
i±1
PCC,d/q
loop · T
i±1
PCC,d/q
σ
=
Lac
2 · T
i±1
PCC,d/q
σ
, (3.106)
and
T
i±1
PCC,d/q
i = T
i±1
PCC,d/q
loop /k
i±1
PCC,d/q
p =
2 · T i
±1
PCC,d/q
σ
Rac
, (3.107)
where
T
i±1
PCC,d/q
σ = T
i±1
PCC,d/q
σ,f + T
i±1
PCC,d/q
σ,a + T
i±1
PCC,d/q
σ,c + Tσ,m
17As indicated in [85, 82], the considered time constant T
i
±1
PCC,d/q
σ is typically chosen within
a range of several milliseconds.
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Figure 3.21: AC current control and limitation implementation.
represents the overall non-compensable time constant.
The determination of applicable current reference values – except the balancing
current components which are individually limited within the corresponding en-
ergy control loops – offers no inherent restriction functionality. Therefore, a
sequence-individual saturation with reactive current prioritization is added prior
to the ac sequence current control blocks. This implies a maximum continuous ac
current limit under balanced conditions (superscript max, subscript stdy) and an
extended current limit during dynamic events to account for additional negative
sequence current capacity (superscript max, subscript dyn) exists18.
|imaxPCC,stdy| ≥ |i+1,maxPCC,dq |, |imaxPCC,dyn| ≥ |i+1,maxPCC,dq|+ |i−1,maxPCC,dq |, (3.108)
where worst case superposition is expected, the following instantaneous conditions
18The applied increased current rating concept during dynamic events has been indicated
within [19].
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have to be continuously met
|i+1,maxPCC,dq| =
√
(i+1PCC,d)
2 + (i+1PCC,q)
2, (3.109)
|i−1,maxPCC,dq | =
√
(
✘
✘
✘✘i−1PCC,d)
2 + (i−1PCC,q)
2. (3.110)
to remain within the specified operational range. Due to the negative sequence
alignment, ensured by the additional PLL during unbalanced conditions, no d-axis
current is required.
3.4.11 Arm Reference Voltage Determination and Cell Modula-
tion
Subsequent to the cascaded decomposition and multiple control layers, the final
layer addresses arm voltage reference determination and subsequent conversion
into SM-individual power electronic switching commands.
Arm Reference Voltage Determination
To determine individual arm voltage reference values in abc-frame, inverse Clarke
or Park transformation is applied to the set of voltage quantities provided by the
seven current control loops (iphm,α/β/0, i
+1
conv,d/q
, i−1
conv,d/q
). Here, as indicated
within section 3.4.10, particular attention must be paid to compensate the phase
displacement introduced by the transformer for the ac control loops. For a
lagging/leading converter-side voltage or rather lagging/leading delta-winding,
see also [70], the positive sequence angle is corrected by
θ+1conv = θ
+1
PCC ∓ |δxfo|+ δc, (3.111)
where ∓ indicates lagging or leading configuration, δxfo is a multiple of pi6 depend-
ing on the transformer vector group and δc compensates control-related delays
to improve dynamic performance. Thereafter, allocation of quantities according
to eq. (3.17) leads to the final abc-frame arm reference values transferred to the
arm-individual modulators as depicted in Fig. 3.22.
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Figure 3.22: Determination of arm voltage references.
Cell Modulation
The intended use of the developed simulation framework prerequisites appropriate
arm models as addressed within section 2.1.5 and accurate simulative replication
of the modulation interface. As this may impact or even deteriorate system
performance, effects like SM switching harmonics, intra-arm voltage distribution
and overall number of switching actions need to be traceable.
As visualized in Fig. 3.23, translation of the requested arm reference voltage into
SM-individual switching commands requires a multitude of steps divided into
several functional blocks. First, input quantities are discretized by a sample
and hold function (S&H) and delayed to artificially reflect the response speed
of the control system. While reference voltage and measured arm current are
immediately transferred to the NLC modulator and the switching logic block,
additional intermediate steps are required related to the vector consisting of
instantaneous measured SM voltages. To perform intra-arm voltage balancing
it is necessary to sort corresponding values, which is integrated into the block
labeled as indexer.
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Figure 3.23: Cell modulation interface implementation utilizing a SM voltage
tolerance band and NLC.
The following list briefly describes individual functionalities:
 indexer: Continuously transfers available SM information to following func-
tions and periodically applies a triggered resorting of elements (order low
to high SM voltages). Provided output includes a vector containing the
sorted*19 voltage information as well as a vector containing the correspond-
ing SM index to ensure appropriate triggering of the desired SMs later on.
As continuous resorting would lead to an excessive number of switching
actions, the deviation between minimum and maximum SM voltage must
exceed a selected threshold, which is defined by a tolerance band utol.
 Nearest Level Control (NLC): This algorithm determines the number of
SMs to be inserted based on the actual voltage information transferred by the
indexer until the sum of SM voltages exceeds the requested reference value.
The respected order or starting point (top or bottom element of voltage
vector) depends on the direction of measured arm current and polarity of
output voltage. The provided output is the number of SMs to be inserted.
 switching logic: This functional block translates available information into
final switching commands for all IGBTs within the arm. Depending on the
actual arm current direction, the insertion process either starts from the
top or bottom of the sorted* SM index vector until the requested number
of cells is inserted. With respect to the operational range of FB SMs, the
polarity of the reference voltage is respected by either inserting the capacitor
in positive or negative polarity.
19The transferred vector is only sorted accurately at the time instant a trigger signal has
been received.
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Chapter 4
Bipolar MMC-HVdc Fault Handling
and Protection
4.1 Introduction to Fault Handling and Protection Real-
ization
To fully utilize operational advantages related to FB SMs and unveil the intrinsic
redundancy of a bipolar scheme with DMR, consisting of upper and lower subsys-
tem, a sophisticated and well-coordinated fault handling and protection concept is
required. To achieve correct discrimination and afterwards an adequate response
to arbitrary faults, contingencies must be quickly detected, clearly localized and
– in the case of control-wise measures – managed without violating safe operating
area (SOA) boundaries.
This chapter introduces the developed multi-stage fault handling and protection
concept able to differentiate between dc (pole-dependent, actively handled), inter-
nal (converter-dependent, leads to IGBT blocking) and ac (terminal-dependent,
actively handled) faults. To additionally account for unforeseen malfunctions, a
conventional SOA monitoring functionality with overriding priority is included as
a backup. Furthermore, integration aspects of control-wise dc FCI and ac FRT
measures are elaborated.
4.1.1 Literature Review
In congruence with higher complexity of system configurations, converter designs,
fault handling as well as protection schemes proposed in literature have evolved.
Furthermore, their sophistication has been modified related to underlying techni-
cal capabilities and operational requirements.
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Conventional Protection and Fault Handling
For conventional symmetric monopolar HB MMC-HVdc applications, IGBTs are
strictly blocked in the case of converter-internal or dc faults to protect power
electronic devices triggered by criteria related to converter SOA constraints. Typ-
ically, those are arm overcurrents [22], SM voltage deviations from steady-state,
dc over-/under-voltages as well as relatively slow dc pole voltage imbalance [133].
Subsequently, as the passivated converter acts as a diode rectifier, fault clear-
ance requires ac circuit breaker operation within several grid-cycles. This limits,
also with respect to thyristor-bypassed anti-parallel diodes for thermal reasons,
achievable response speed prior to potential scheme restart. Nevertheless, the
performance has been suitable for offshore wind power plant connectors or market
coupling applications with in-feed levels well below the most severe contingency
design-case of ac grids and mainly cable transmission1. Related to the ac grid,
converters are generally capable of riding through faults. In this context, mostly
double synchronous rotating reference frame control approaches following differ-
ent current injection strategies related to positive and negative sequence voltage
deviations are utilized, see for example [110, 3].
Utilization of Fault-Blocking SM Types
Triggered by demands for more powerful HVdc schemes, mainly related to em-
bedded bulk-power interconnector projects [8], considerations to build bipolar
links with partial or full OHL transmission segments evolved. To account for
increasing fault likeliness along the transmission line, significantly faster dc FCI
methods gained further interest. Initially, utilization of advanced SM types to
interrupt fault currents subsequent to IGBT blocking, which is triggered by SOA
violations as mentioned above, have been addressed. While [109] elaborates
fault performance of a bipolar scheme based on CDSMs, detailed analysis of
IGBT blocking behavior under various fault conditions for purely FB and a
hybrid HB+FB solution are performed in [75] and [73]. But, even though these
measures typically avoid ac circuit breaker operation and enable fast scheme
restart, the intrinsic capability of advanced SM topologies to control-wise force
fault currents to zero by opposing the output voltage polarity, including permanent
(non-interrupted) STATCOM functionality, remains unexploited.
Selective Protection and Control-Wise DC Fault Handling
Consequently, following up the previous development stage, advanced FB dc fault
handling strategies have been proposed to further boost operational flexibility
1It is furthermore assumed that occurrence of converter-internal and especially dc cable
faults require additional inspections and diagnostic measures. This reduces the importance of
a fast restart capability.
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REALIZATION
[17]. By actively reducing the dc fault current to zero, continuous reactive power
provision and a controlled active power reduction can be achieved at the PCC (ac-
side). Nevertheless, to be able to differentiate between dc and converter-internal
contingencies, this requires an additional highly responsive and well-coordinated
protection layer, e. g. based on derivative criteria (analysis of incoming traveling
waves on the dc-side) as shown for example in [54]. Moreover, [103] analyzes dc
fault detection including DMR involvement, [97] addresses detection of arc extinc-
tion time to minimize delays prior to reclosure and transmission power ramp-up
in the case of non-permanent faults and [80] investigates specific characteristics
of hybrid acdc lines including inter-system faults and related control aspects.
Reactive Current Injection during AC Grid Faults
The transition of power systems towards renewable generation and mainly power-
electronic in-feed increases the necessity to promote supportive ac fault handling
strategies. While conventional converter control schemes solely call for additional
positive sequence reactive currents during faults, additional negative sequence
components are required by recent grid codes as previously evaluated in sec-
tion 2.3. Those specify a defined injection at the corresponding PCC, which
is typically located on the grid-side of the converter transformer or even beyond
as indicated in [48, 44]. Additionally, dynamic requirements related to overshoot
and settling time are given but vary between different countries, while Germany
imposes the most strict standards [41]. Even though available literature is rather
detailed within the context of voltage support by wind turbines [105, 76] and
voltage support in offshore wind power plants utilizing converter and turbines
[92, 93], aspects related to the performance of bulk-power MMC-HVdc schemes
embedded within a large transmission network remain disregarded.
4.1.2 Related Publications
The proposed protection and fault handling scheme within this thesis has been
influenced by several publications. While the overall concept is closely related
to an article published in IEEE Transactions on Power Delivery [Jrnl2018d],
further insights are related to contributions presented within Elsevier Electric
Power System Research [Jrnl2018b] and IET Journal of Engineering [Jrnl2018c].
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4.2 Overview
An overview of implemented protection loops to locate or rather classify faults and
trigger an appropriate handling strategy is shown in Fig. 4.1. As this comprises
four main functional blocks the following sections are arranged accordingly.
Besides criteria directly linked to the protection zones defined within Fig. 3.2,
where the outermost terminal of dc inductor and ac transformer represent the
related boundary, continuous SOA monitoring serves as a backup. While faults
within the dc network and ac grid are actively handled by converter controls,
converter-internal faults and remaining cases, e.g. malfunctions during control-
wise actions, lead to IGBT blocking and subsequent ac circuit breaker operation.
To achieve high selectivity, distinct criteria and a feasible set of thresholds must be
determined. Due to fast dc current increase rates, leading to high overcurrents,
mainly fast protection based on derivative criteria is utilized to trigger a rapid
output current reduction by control-wise measures. In the case of converter-
internal faults, a differential protection monitoring applied to various zones is
proposed. This significantly minimizes detection time and reduces the undesired
impact on the unaffected bipolar subsystem, typically referred to as the healthy
part. During ac faults, detected by monitoring positive and negative sequence
amplitudes, the converter injects reactive currents to influence grid voltages in
the desired manner. Moreover, a backup-functionality realized by various SOA-
related criteria guarantees protection of assets from irreversible damage.
4.3 Detection and Handling of DC Faults
Utilization of embedded bulk-power MMC-HVdc interconnectors increases re-
quirements related to advanced dc fault handling. To remain operational flex-
ibility, and especially to enable continuous reactive power support, control-wise
dc FCI represents a desirable feature.
4.3.1 DC Fault Detection
To detect dc faults, current and voltage quantities on the dc network-side of the
inductor are utilized, see Fig. 4.2. This incorporates: i) derivative methods as
a critical rate of rise can be observed in the case of low-impedance faults and
ii) common absolute value limits.
Furthermore, converter-internal faults within the opposite converter of a subsys-
tem are also treated like dc faults. Here, the trigger is activated by a delayed
signal indicating IGBT blocking of the opposite converter transmitted within a
conservatively estimated timespan.
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Figure 4.1: Fault classification and handling flowchart.
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Figure 4.2: Protection loops related to the dc network protection zone, example
given for upper converter C1p of Terminal T1.
du/dt-Loop and Threshold
Input to the voltage derivative loop is the measured pole to ground voltage located
on the network-side of the dc inductor. For detailed protection studies, accuracy
may include additional peripheral transfer functions, e.g. the voltage transformer
(VT). This is followed by a delay to represent computational routines. Further,
signal processing consists of a derivative function, absolute value determination
and a comparator to identify threshold violations.
di/dt-Loop and Threshold
The derivative current loop utilizes the measured current on the network-side
of the dc inductor as an input. Again, for detailed protection studies accuracy
may include additional peripheral transfer functions, e.g. the current transformer
(CT). Similar to the procedure described above, the signal is delayed, differenti-
ated and its absolute value is compared to a previously defined threshold.
u-Loop and Threshold
This loop is designed to detect prolonged (typically non-transient) voltage drifts by
comparing dc voltage with an extended operational range. This criterion might be
triggered by high-impedance faults, which are not detected by derivative criteria or
76
4.3. DETECTION AND HANDLING OF DC FAULTS
by operational limitations of a distant station affecting the power balance within
the dc network.
i-Loop and Threshold
Similar to the previous loop an additional dc overcurrent protection is included
to account for insufficient derivative loop sensitivity. To select an appropriate
threshold, coordination with the arm overcurrent loop, leading to immediate IGBT
blocking, is essential.
Opposite Station Trip Indicator
Depending on severity, fault instant and pre-fault operation conditions converter-
internal faults within the opposite converter do potentially not result in a no-
ticeable impact (threshold violation) on local dc-side quantities and an immediate
protection trigger2. To avoid long-term operation at an open line and more impor-
tant to speed up restoration activities3, a signal to indicate IGBT blocking within
the opposite converter transmitted within a conservatively estimated timespan
results in controlled dc current reduction, HVdc switch operation and subsequent
line discharge by a grounding resistor. This enables, if retention in STATCOM
mode is not desired, a coordinated reconnection, voltage ramp-up and power flow
restoration of the affected subsystem.
4.3.2 DC Fault Current Interruption
Successful dc fault handling by control-wise measures relies on an immediate dc-
side current limitation and a subsequent reduction. But, as also challenges related
to ac current setpoint adaption as well as energy-balancing limitations emerge,
additional aspects need to be considered and are discussed within this section.
Setpoint Adaption
Detection of a relevant contingency leads to immediate dc FCI. Here, regardless of
pre-fault dc-side control mode, the dc current loop setpoint is immediately set to
zero (iphm,0 ∝ idc3 = 0 A) as indicated in Fig. 4.3. By actively reducing or rather
opposing the converter dc output voltage, utilizing the full operational flexibility
2To avoid any communication need significant threshold reductions are required to detect
such events. As this significantly impacts selectivity related to the fact that faults within or
close to a converter also lead to interactions affecting the healthy subsystem and unwanted
trips, this option has been discarded.
3Assuming a non-permanent fault within the opposite converter occurred and power flow
restoration is enabled.
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Figure 4.3: Setpoint adaptions related to dc FCI, see also Fig. 3.17
and Fig. 3.21.
of FB SMs, a rapid current reduction is achieved4. Due to the decoupled control
capability of ac and dc currents, a smooth power output reduction can be realized
on the ac-side by restricting the rate of change of power setpoint. Even though
this degree of freedom is limited due to the selected SM capacitor sizing, dynamic
impact on the ac system can be reduced as the ac current controller must not
follow fluctuating power output on the dc-side.
If the related transmission corridor utilizes cable segments5 priorly unrestricted
FCI dynamics may have to be adapted. This is done by setting the lower controller
limit – excluding the feed-forward voltage – to zero (avoid additional negative
controller output voltages). Otherwise, this may affect overall reliability of cable
assets and potentially shrinks the remaining lifetime.
4Resetting the iphm,0 control loop integrator for several milliseconds after fault detection is
recommended. Otherwise, as significant fault-related current surges may cause an integrator
offset/drift, this delays full current interruption and HVdc switch operation.
5It is assumed that schemes utilizing only partial XLPE cable sections are also equipped
with FB converters to gain a higher degree of controllability and enable auto-reclosure in the
case of faults along the OHL.
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Impact on Energy-Balancing
During dc FCI the energy-balancing capability of a converter is partially con-
strained. As operational setpoints are massively adjusted, a short term power im-
balance is inevitable. Furthermore and compared to balanced operation as shown
in Chapter 3, limitations related to total and horizontal balancing arise. Due to
the resulting reduced degrees of freedom several corrective measures to improve
dynamic performance during FCI, especially related to energy (re)distribution,
become necessary.
In the case an affected converter has been balanced by adjusting itotphm,0 during
conventional operation – this is likely for the PPCC-QPCC-control mode where the
requested power is provided at the PCC – detection of a dc contingency calls for a
total balancing re-orientation towards the ac-side6. Furthermore, as the dc voltage
drops to an insufficient level during most dc contingencies, the required power
components for horizontal balancing cannot be provided and the corresponding
loop is (temporarily) turned off until either a significant dc voltage returns or the
converter enters dc-side isolated STATCOM mode and sets a predefined dc-side
voltage. By reinspecting eq. (3.45) as well as eq. (3.46), those dependencies are
directly traceable in the first terms
p¯Σ,α =
≈0︷︸︸︷
uΣ,0 ·idcphm,α
HOR-A
. . . , p¯Σ,β =
≈0︷︸︸︷
uΣ,0 ·idcphm,β
HOR-A
. . . . (4.1)
6An udc-QPCC-controlled converter is already balanced by adapting the ac-side current
i+1,tot
PCC,d
. Therefore, no adaption is required.
Table 4.1: Impact of dc network faults on operation and energy-balancing.
dc fault type total
bal.
hor.
bal.
vert.
bal.
immediate operational
impact
pole to ground
ac-
side off
on power ramped down,
enters STATCOM mode
pole to DMR
ac-
side off
on power ramped down,
enters STATCOM mode
DMR to ground
ac-
side
on on enters rigid bipole mode
pole to DMR to ground
ac-
side off
on power ramped down,
enters STATCOM mode
pole to pole
ac-
side off
on power ramped down,
enters STATCOM mode
pole to pole to ground
ac-
side off
on power ramped down,
enters STATCOM mode
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Within Table 4.1 impact of various dc fault types on balancing reconfiguration
and related operational consequences are summarized. The procedure is rather
straightforward as either one subsystem or the full bipolar scheme is affected,
except for DMR to ground faults. As the latter fault type has no noticeable impact
during typical bipolar operation, a smooth transition into the rigid bipolar mode7
is possible without setpoint adaptions.
4.4 Detection and Handling of Converter-Internal Faults
The necessity to detect and clear converter-internal faults is primarily motivated
by the desire to prevent severe hardware damage. But, with respect to increasing
transmission capacities of bipolar schemes, high responsiveness with a minimized
delay time gains importance. Reason for this is to limit interactions between upper
and lower subsystem before multiple threshold violations in both converters occur,
which reduces the risk of a full transmission capacity outage.
4.4.1 Internal Fault Detection
Detection of internal faults is based on a differential concept similar to an im-
plementation indicated in [14]. Related to the highlighted current measurement
positions8 in total six converter-internal protection zones are defined, see Fig. 4.4.
A fault is detected within one zone, if a deviation of overall current in- and out-
flow exceeds a given threshold. The latter choice is based on the accuracy of
affected measurements and can be roughly estimated by
imaxpz ≥
3...4∑
k=1
|∆ik| (4.2)
where |∆ik| is the worst case measurement uncertainty (absolute value) at the kth
involved current measurement position under actual operation conditions. A de-
tailed list of implemented protection zones, their unique IDs and the corresponding
trigger criteria are provided within Table 4.2.
4.4.2 Internal Fault Handling
As internal faults impose a major risk to power-electronic assets immediate IGBT
blocking is indispensable to commutate currents into anti-parallel diodes. This
7Controls of a rigid bipolar scheme differ substantially as the number of degrees of freedom
is reduced by one per terminal. Due to the absence of a spare return conductor, the dc-side
quantities within each terminal have to be consolidated.
8Marked current measurement positions in Fig. 4.4 are required to detect critical
overcurrents.
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Figure 4.4: Converter-internal differential protection zones.
is executed independent of pre-fault operation and strictly outrules any control
targets in the modulation layer. Due to the characteristics of FB SMs current
flow through the converter arms is terminated, if the remaining magnetic energy
within the fault current path is reduced. Except for high-voltage dc or midpoint
busbar faults, which have an inevitable effect on other converters, this addition-
ally interrupts current flow towards the dc-side or the other subsystem enabling
continuous operation. Furthermore, return to mind that immediate provision of
a large countervoltage leads to a charging process of SM capacitors as highlighted
in section 2.1.3.
Table 4.2: Converter-internal differential protection trigger criteria.
protection Zone ID condition
C1p-phma |+ iC1pp,a − i
C1p
n,a − i
C1p
conv,a| > i
max
pz
C1p-phmb |+ iC1pp,b − i
C1p
n,b
− iC1p
conv,b
| > imaxpz
C1p-phmc |+ iC1pp,c − i
C1p
n,c − i
C1p
conv,c| > i
max
pz
C1p-ac |+ iC1pconv,a + i
C1p
conv,b
+ iC1pconv,c| > i
max
pz
C1p-bbp | − iC1pp,a − i
C1p
p,b
− iC1pp,c + i
C1p
dcp
| > imaxpz
C1p-bbn | − iC1pn,a − i
C1p
n,b
− iC1pn,c + i
C1p
dcn
| > imaxpz
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From an ac grid perspective, the ac circuit breaker has to be additionally opened,
which defines the response time to internal faults equal to several grid cycles9.
This ensures interruption of fault currents fed from the ac-side in the case of
contingencies between converter arms and secondary winding of the converter
transformer.
4.5 Detection and Handling of AC Faults
Dynamic response of MMC-HVdc schemes related to faults within the ac grid
is individually configurable as long as technical restrictions related to output
current limits as well as energetic boundaries (an appropriate SM capacitor voltage
range) are respected. But, facing significantly higher penetration levels of power
electronics, these assets are required to support the ac grid during unbalanced
voltage conditions as described in recent connection codes.
4.5.1 AC Fault Detection
Contingencies are identified by sequence voltage deviations compared to steady-
state conditions and refer to quantities acquired at the PCC. As indicated in
Fig. 4.5, outputs of the TM-CCF in αβ-frame are transformed into dq-frame,
where instantaneous sequence magnitudes are calculated. Depending on the de-
sign of underlying positive and negative sequence voltage deadbands10 additional
reactive current injection is enabled. To avoid multiple activation/deactivation
repetitions, especially during events leading to unbalanced conditions in close
vicinity to the selected thresholds, it is recommended to implement a sufficient
minimum hold or hysteresis characteristic prior to a state switch.
4.5.2 AC Fault Ride-Through
In line with an increasing share of power electronic assets requirements related to
grid-supportive control actions during ac contingencies gain importance. Besides
withstand capability related to distortions, a coordinated dynamic response must
be ensured while energetic fluctuations stay within a feasible range.
Setpoint Adaptions
In the case of sequence voltage magnitude deviations from steady-state condi-
tions (|u+1PCC,dq| 6= |u+1,nomPCC,dq |,|u+1PCC,dq| 6= 0 kV), the detection loops presented
9Appropriate scheme design considers an ac circuit breaker failure leading to additional
time delays and equipment stress.
10A deadband is beneficial to overcome negative sequence voltage acquisition uncertainty,
see also [91]. This is not necessarily required for the positive sequence component.
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Figure 4.5: Protection loops related to the ac grid protection zone, example
given for upper subsystem of Terminal T1.
within section 4.5.1 detect an ac contingency and immediately activate voltage
stabilizing measures. This implies the behavior to boost/increase the remaining
positive sequence and lower/suppress the negative sequence voltage by modifying
the corresponding reactive current setpoints. In the process, loop sensitivity
parameters are individually selectable, see [114] for a feasible range. This leads
to the expressions
∆i+1,FRTPCC,q = ki+1q ·
(
|u+1,estPCC,dq| − |u+1,nomPCC,dq |
)
|u+1,nomPCC,dq |
· |i+1,maxPCC,dq| (4.3)
and
∆i−1,FRTPCC,q = −ki−1q ·
(
|u−1,estPCC,dq | − 0 kV
)
|u+1,nomPCC,dq |
· |i−1,maxPCC,dq |, (4.4)
where |i±1,maxPCC,dq | represent maximum individual current magnitudes, |u+1,nomPCC,dq | cor-
responds to the steady-state positive sequence voltage magnitude, |u±1,estPCC,dq| are
the estimated sequence voltage magnitudes and k
i±1q
define the sensitivity. To
trace the current component determination in eq. (4.4), which aims to suppress
the appearing negative sequence voltage during unbalanced conditions, two issues
need to be highlighted. First, reactive currents solely consists of an i±1q current
component. This is due to the realized (sequence-individual) alignment ensured
by the additional PLL in the case of unbalanced conditions. Second, as negative
sequence controls are realized by a backward rotating dq0-frame, the negative sign
is introduced to obtain a suppressive behavior, see [83] and Appendix A.211.
11Note that a backward rotating dq0-frame is equivalent to the complex conjugate negative
sequence in symmetrical components as derived in [124], indicated in [76] and trackable in the
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On an operational layer, reactive currents are typically prioritized by the con-
verter ac current controller and quickly reach significant levels. This potentially
affects the remaining power transfer capability along the link. In the case of low-
impedance ac faults, leading to a severe voltage drop at the PCC, the remaining
transmission capacity is either limited or even set to zero. To provide an overview,
operational changes during different fault conditions are listed in Table 4.3. This
provides insights into reference value adaption, details related to negative sequence
rotating reference frame alignment and potential impact on remaining power
transmission capability.
Furthermore, an impact beyond directly adjacent converters exists. It must be
ensured that a link or even an arbitrary dc network is capable to follow related
operational changes either by appropriate intrinsic behavior or adapted outer
control loops. For a conventional link scenario, assuming each bipolar subsystem
consists of one dc voltage-controlled and one power controlled terminal, this
implies that:
 An ac fault in close vicinity to the power controlled terminal leads to a dc
output current reduction caused by prioritized injection of reactive currents
and subsequent transmission capacity reduction. The resulting immediate
power input to output mismatch is automatically equalized as the dc voltage
control loop of the opposite terminal provides an intrinsic balancing func-
tionality as long as each converter stays within its operational boundaries.
appendix of [117].
Table 4.3: Impact of ac grid faults on operation.
ac fault type ∆i+1,FRTPCC,q ∆i
−1,FRT
PCC,q
θ-1PCC
immediate impact on power
transmission (if applicable)
three-phase to
ground
yes no θ-1stdy temporary reduction
two-phase to
ground
yes yes θ-1dyn temporary reduction
two-phase yes yes θ-1dyn temporary reduction
single-phase to
ground
yes yes θ-1
dyn temporary reduction
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 An ac fault in close vicinity to the dc voltage-controlled terminal leads to an
immediate dc output current restriction. Due to the potential mismatch
between dc input and output current setpoints at both terminals a dc
voltage drift occurs. A new stable operating point can be determined by a
voltage droop functionality, which introduces ∆P refPCC at the power controlled
terminal to pass into a new global power equilibrium.
Impact on Energy-Balancing
Depending on ac fault type and severity, the extent of energetic deviations is
affected by both acquisition phenomena (settling time of PLL or rather TM-CCF
based sequence estimation) as well as dynamic setpoint adaptions due to different
control loop dynamics. While the horizontal energy-balancing capability remains
intact, aspects of vertical and restrictions related to total balancing require further
discussion.
For total balancing a separate analysis depending on the pre-fault converter con-
trol mode is required. Again, a conventional link scenario is considered. This
leads to the fact that:
 An ac fault in close vicinity to the power controlled terminal does not lead
to an immediate adaption need. Both converters are already balanced in
mode TOT-B, where a component itotphm,0 is superimposed on the dc current
reference irefphm,0. Subsequently, occurring power deviations are automatically
leveled out by the dc voltage-controlled terminal.
 An ac fault in close vicinity to the dc voltage-controlled terminal requires
a switchover to TOT-B total balancing mode. Moreover, the outer dc
voltage control loop is halted and maintains the pre-fault steady-state cur-
rent reference. If applicable, reactive current prioritization even further
reduces this limit. As both stations are de-facto current controlled, the
likely power mismatch results in a voltage drift. A new stable operation
point is determined by means of an appropriate droop implementation at
the opposite terminal or within a more complex dc network.
The implemented vertical balancing strategy implies balanced voltage conditions
and is otherwise turned off, as emphasized in section 3.4.6. Reminiscing
eqs. (3.47a)-(3.49a), where terms depending on positive and negative sequence
voltages are separated, four main aspects shall be highlighted to underpin this
decision. These are: i) The occurence of a negative sequence voltage deteriorates
balancing performance of the realized concept, as coupling between power compo-
nents is introduced. E.g. the positive sequence current also has an impact on p¯∆,α
and p¯∆,β . ii) Further, uncertainties exist related to positive and negative sequence
magnitude as well as phase angle estimation. iii) The remaining reduced sequence
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Table 4.4: Impact of ac grid faults on energy-balancing.
ac fault type total
bal.
hor.
bal.
vert.
bal.
remark
three-phase
to ground
dc-
side
yes yes
balanced ac-grid voltage conditions;
remaining vertical balancing
capability; potentially restricted by
current limits in the case of very low
residual sequence voltage amplitudes
two-phase to
ground
dc-
side
yes no unbalanced voltage conditions,
vertical balancing turned off
two-phase dc-
side
yes no unbalanced voltage conditions,
vertical balancing turned off
single-phase
to ground
dc-
side
yes no
unbalanced voltage conditions,
vertical balancing turned off
voltages cause increasing current amplitudes. iv) No permanent vertical energy
drifts are caused by converter currents responsible to ensure power exchange12.
With respect to the above highlighted aspects, Table 4.4 summarizes elaborated
findings for typical ac contingencies. This includes an overview of remaining
balancing loops as well as a short explanatory remark.
4.6 Backup Protection by Safe Operating Area Monitoring
Beyond the previously introduced protection loops, which have been designed
to detect faults located in specific zones, an additional backup-functionality is
indispensable. Activation is triggered by SOA violations and leads to IGBT
blocking under all circumstances. Criteria are either motivated by grid code
imposed or technical constraints.
The following list names all decisive aspects, which are permanently monitored,
leading to IGBT blocking:
 Operation is interrupted if the lowest/highest ac phase-to-phase voltage
violates the specified low-voltage/high-voltage FRT profile stated in the
applicable grid code.
 Operation is interrupted if the system frequency exceeds limits stated in the
applicable grid code.
12In [94], but beyond the scope of this thesis, an extended vertical balancing scheme has
been presented to account for unbalanced voltage conditions. Here, utilization of a second
harmonic ac zero sequence voltage is proposed to gain an additional degree of freedom in order
to influence p¯∆,α/β/0- components.
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MONITORING
 Operation is interrupted if converter arm currents increase up to levels
beyond the specified peak current threshold given by the manufacturer.
 Operation is interrupted if voltages of operational SMs are beyond the se-
lected upper/lower boundaries. This ensures both permanent controllability
of converter currents due to a sufficient minimum voltage reserve stored
within all SMs and avoidance of SM failures due to critically high charging
states leading to capacitor or IGBT failures.
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Chapter 5
Bipolar MMC-HVdc Design Aspects
5.1 Introduction to Scheme Design Realization
Design of MMC-HVdc schemes strongly depends on detailed technical require-
ments and includes manufacturer-specific solutions. Therefore, generic models
are a beneficial tool to support accompanying quality assurance for mainly two
reasons. First, if neither specifications are finalized nor the supplier of a project
is decided, generic models provide an attractive possibility to perform prelimi-
nary system studies. Second, generic models overcome restrictions introduced by
intellectual property issues leading to inaccessible (black-boxed) features. But,
to ensure general feasibility of results, careful selection of a large set of technical
parameters is required. This chapter discusses and summarizes general design
aspects related to a bipolar FB MMC-HVdc link with DMR.
5.2 Overview
In Fig. 5.1 a schematic overview of the investigated generic bipolar FB MMC-
HVdc link with DMR is provided. Corresponding terminals, where terminal T1 is
located on the left and operates in power control mode while T2 is located on the
right and operates in dc voltage control mode, are interconnected by a 700 km long
OHL. Furthermore, placement of inductors, grounding electrode, HVdc switches,
ac circuit breakers and surge arrestors are indicated.
Prior to simulations provided in Chapter 6, investigated fault locations, their
corresponding IDs and relevant dc quantities are highlighted.
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Figure 5.1: Schematic of investigated bipolar MMC-HVdc link including investigated fault locations.
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5.3 Scheme Design Determination
This section provides the main parameters related to the overall scheme design
and discusses the purpose of individual components.
5.3.1 Transmission Capacity
The recent intention to boost individual scheme ratings beyond one gigawatt
has been triggered by various reasons. Those are, besides an increasing demand
for more powerful interconnectors to improve trading-potentials, needs for large-
scale embedded power transmission schemes to relief heavily overloaded ac grid
corridors and avoid renewable curtailment. Recently, existing technical limitations
have been overcome and recent advances in power electronics, converter station
design and HVdc equipment (e.g. cross-linked polyethylene (XLPE) cables and
accessories, gas-insulated switchgear) enable overall transmission capacities of
around two gigawatts per link. In particular, this is due to increasing dc voltage
ratings up to 525 kV and extended IGBT current capabilities1 .
5.3.2 Terminal and Converter Specification
The specifications of bipolar terminals and corresponding converters need to re-
flect steady-state as well as dynamic operational requirements. Furthermore, if
required device withstand capabilities are appropriately defined, stresses related to
characteristic contingencies are considered. This ensures short repair downtimes
due to an avoidance of extensive damage involving multiple parts.
DC Network Interface
The inductors at the high-voltage poles mark the electrical termination towards
the dc network and mainly fulfill two purposes. First, in coordination with arm
inductors, rate of current rise is limited. This ensures stresses on converter
equipment remain at non-critical levels and full controllability is maintained,
which is even more important for the proposed advanced FB operation. Sec-
ond, selectivity related to current derivative protection criteria is improved, as
a more clear differentiation between traveling waves originating from the dc-
side and interactions transferred through the bipolar terminal is supported. In
series to the inductors, the HVdc switch2 is located. This device is capable to
isolate the adjacent converter from the HVdc network after successful dc FCI.
1Recent trends in the IGBT market (e.g. ABB SNA 300k452300 and [104]) already indicate
further potential.
2As non-ideal current interruption leads to remaining currents of several amperes, a limited
interruption capability is required for this device.
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Therewith aligned, horizontal balancing capability is regained as the converter
sets a predefined dc-side output voltage and enters STATCOM mode.
While this solely presents one possibility to design post-fault sequences, the fol-
lowing aspects are highlighted for the sake of completeness. In the case of an
OHL scheme, there is a high probability of non-permanent single pole to ground
faults. Switch to STATCOM mode might be stalled until several restart attempts
have failed, as addressed in [97], indicating the existence of a permanent fault.
Furthermore, an extended dc yard arrangement enabling a reconfiguration to
asymmetric monopolar configuration or rigid bipolar configuration provides ad-
ditional flexibility related to redundancy aspects. This requires the possibility to
bypass individual converters and connect lines in parallel for asymmetric operation
or to isolate a faulty line and switch to rigid bipolar operation. If one high-voltage
conductor is faulty, the former option requires a DMR with full voltage rating.
Converter Arms and Submodules
Design of converter equipment must reflect system losses. Typically, the dc
voltage-controlled terminal provides line and converter losses (superscript loss)
as well as auxiliary supply and transformer losses at the opposite terminal (sub-
scripts are accordingly named line, conv, aux, xfo). Furthermore, reactive power
consumption of the converter transformer is excluded in specified maximum PCC
in-feed, which is valid for both sides. To obtain resulting specification values,
this leads to the corrected nominal converter active and reactive power capability
estimations
P nomconv = P
nom
PCC + P
loss
line + 2 · P lossconv + 1 · P lossaux + 1 · P lossxfo (5.1)
and
Qnomconv = Q
nom
PCC +Q
loss
xfo . (5.2)
Other important aspects related to the performance of HVdc schemes are sizing
and placement of arm inductors. Besides needs related to dynamic performance, a
significant impact on voltage and current stresses at different locations exists. By
installing the inductor between high-voltage busbar or midpoint and SM stack,
decoupling of dc contingencies can be improved [57]. Consequently, propagation of
fast blocking impulses towards the dc-side as well as effects of incoming traveling
waves on power electronic equipment are further attenuated3.
Subsequently, to determine the number of required SMs various aspects must be
considered:
3Note that these effects gain even more importance if cable transmission segments are
utilized.
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 Unrestricted controllability of MMCs is only maintained as long as instanta-
neous arm sum voltages uΣs,y are greater or equal than the requested reference
voltages by the controller urefs,y. The boundary can be approximated in a
simplified manner by max(urefs,y) ≈ unomdc /2 + uˆ+1,nomconv , see Fig. 3.2.
 Assuming a given capacitor size due to standardized configuration of SMs,
fluctuations of arm sum voltages during conventional operation must be
additionally reflected.
 Further uncertainties exist related to average switching frequency mini-
mization by introducing a SM voltage tolerance band, diminishing SM re-
dundancy between scheduled maintenance events, varying ac- and dc-side
voltages as well as deviations during and subsequent to contingencies.
To provide a basic idea of arm sum voltage behavior over time, assuming ideal
intra-arm balancing (infinite sorting and switching speed), several link load flow
cases named Case1-Case3 have been investigated and are shown for a converter
of the voltage-controlled terminal T2 in Fig. 5.2 (a). The simulation utilizes the
final scheme design consisting of 270 SMs per arm with a capacitor size of 8.5 mF
operated at an average voltage of 2.5 kV and considers load flow cases given in
Table 5.1. Assuming a maximum rated SM voltage of 4.5 kV, this is considered
feasible according to [4]. To validate model performance, Case1 is compared
against calculated arm sum voltage fluctuations according to [39]4, where arm
inductor and resistive voltage drops are added to improve accuracy. To broaden
this perspective, Fig. 5.2 (b) and (c) visualize maximum and minimum SM voltage
deviations for an arbitrary operation setpoint in the case of nominal ac- and dc-
side voltages. This information provides a valuable indication to determine the
adequacy of selected SM capacitors and built-in redundancy.
Table 5.1: Scheme load flow scenarios and corresponding individual converter
setpoints.
case ID
in-feed PPCC
(on T1-side)
in-feed QPCC
(both sides)
resulting Pconv
(on T2-side)
resulting Qconv
(on T2-side)
Case1 +1050 MW +400 MVAr -1140 MW +620 MVAr
Case2 -1050 MW 0 MVAr +987.5 MW +137 MVAr
Case3 +300 MW -200 MVAr -317 MW -172.5 MVAr
4Note that ac and dc voltages are subject to fluctuations and do not necessarily equal
nominal values, e.g. converter ac voltage amplitudes change related to the selected reactive
power setpoint.
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Figure 5.2: Impact of load flow setpoints on arm sum voltage fluctuations and
average SM voltage extremes under nominal voltage conditions:
(a) converter arm sum voltage over time at T2,
(b) maximum average SM voltage depending on converter load flow
setpoint,
(c) minimum average SM voltage depending on converter load flow
setpoint.
94
5.3. SCHEME DESIGN DETERMINATION
AC Grid Interface
Similar to considerations provided for the dc network interface, ac FRT capability
of a converter requires a sufficiently high impedance (sum of effective arm and ac-
side inductances) for decoupling reasons. In the case of bipolar HVdc schemes, as
reflected in eq. (3.6), an additional need for galvanic separation leads to utilization
of a typical wye-delta HVdc transformer configuration5. While overall apparent
power needs exceed available three-phase transformer ratings, single-phase units
are utilized and connected accordingly. To avoid transformer core saturation and
overload, an overrating of transformer basic insulation level and apparent power
is recommended to account for control delays, especially subsequent to voltage
recovery after ac contingencies. Furthermore, to supply peripheral equipment as
well as cooling facilities, an additional medium-voltage winding is present. To fully
isolate the converter during maintenance and subsequent to converter-internal or
transformer faults, circuit breakers are located on the grid-side of the transformer.
Parameter Overview
Within the following Tables 5.2-5.4, specifications of dc network interface, con-
verter as well as ac network interface are provided. Furthermore, Table 5.5
presents selected current limits related to power exchange, reactive current in-
jection and various balancing task requirements.
Table 5.2: Specification of dc network interface.
description parameter value
nominal dc voltage (pole to ground) unomdc ± 525 kV
nominal dc current i
nom
dc 2.10 kA
dc inductor Ldc 25 mH
grounding electrode resistance Rgnd 0.7 Ω
5Due to the mixed ac and dc stresses on the converter-side, transformer design differs related
to conventional ac insulation and bushings realizations as described in [20].
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Table 5.3: Specification of converters.
description parameter value
rated apparent power per converter Snomconv 1300 MVA
nominal converter-side ac voltage unomconv 320 kV
arm inductor Larm 50 mH
SMs per arm m 270
SM capacitor CSM 8.5 mF
SM IGBT/diode on-state resistance Ron 3 mΩ
SM maximum rated voltage umaxSM 4.5 kV
SM operational voltage (nominal) unomSM 2.5 kV
ratio of stored energy and apparent
power
- 33.1 kJ
MVA
Table 5.4: Specification of ac grid interface.
description parameter value
rated converter apparent power at PCC
(in PPCC-QPCC-control mode)
Snom
PCC 1200 MVA
nominal grid-side ac voltage unomPCC 400 kV
rated converter transformer apparent
power (sum of single-phase units)
Snomxfo 1400 MVA
transformer vector group - YNyn0d11
leakage reactance (base Snomxfo ) Xxfo,1-3 0.2 p.u.
leakage reactance (base Snomxfo ) Xxfo,1-2 3.0 p.u.
leakage reactance (base Snomxfo ) Xxfo,2-3 2.4 p.u.
ac grid short circuit power S
′′ 45 GVA
ac grid X/R ratio - 10
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Table 5.5: Specification of individual current component limits.
description limit value remark
ac-side (pos. seq.) ±|i
+1,max
PCC,dq
| 2.5 kA
defined by converter
operation range
ac-side (neg. seq.) ±|i
−1,max
PCC,dq
| 0.8 kA
additional dynamic
current margin
dc-side
(udc-control mode)
±imaxphm,0 1.0 kA
maximum in
udc-control mode
dc-side
(PPCC-control mode)
±imaxphm,0 n/a
linked to remaining
PCC active power
capability
total balancing mode
TOT-A
±itot,max
phm,0 0.5 kA -
total balancing mode
TOT-B
±i+1,tot,max
PCC,d 1.5 kA
-
horizontal balancing ±i
hor,max
phm,α/β 0.8 kA
-
vertical balancing ±i
±1,ver,max
phm,d/q 0.8 kA -
5.3.3 Overheadline Tower and Conductor Arrangement
The utilized OHL configuration and transmission tower arrangement are presented
within Fig. 5.3. Besides two ground wires at a height of 47 m, both pole conductors
– realized by a bundle of four subconductors – are located at a height of 33.5 m,
while pole to pole distance equals 16 m. The DMR, which is carried out with full
current and voltage rating, is located at a height of 25.5 m. Single conductor type
is Chukar with a diameter of 32.83 mm. This results in R
′
dc = 51.14 mΩ/km of a
single conductor.
5.3.4 Overvoltage Protection
The arrangement of surge arrestors within HVdc schemes is an essential design
aspect. To avoid excessive insulation coordination requirements for utilized equip-
ment, which also affects overall investment costs, it is required to limit occurring
overvoltages by means of surge arrestors. As previously indicated in Fig. 3.2
and Fig. 5.1, this includes devices close to the converter transformer, across the
converter arms to limit SM overcharging, at the dc poles as well as at the terminal
midpoint. The latter two positions include separate arrestor banks on both sides
of the dc inductors.
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Figure 5.3: Schematic of overheadline tower and conductor arrangement.
Consequently, stresses must be limited to values lower than the designed withstand
voltages, see [118]. In Tab. 5.6, residual arrestor voltages are given related to the
nominal operating voltages at different positions. The selected design considers
appropriate leakage current dimensions during normal operation to avoid thermal
runaway. The underlying non-linear voltage-current characteristics of a single
metal-oxide arrestor column based on a 30/60 μs current impulse is given in
Appendix E. A parasitic inductance of 15 μH is connected in series to each arrestor
bank to account for lead wire impacts.
Table 5.6: Specification of surge arrester arrangement. Residual voltage in p.u.
(per unit) based on the nominal operating voltage.
location nominal voltage
residual voltage at
discharge current remark
dc pole 525 kV 1.64 p.u. @ 1 kA -
dc midpoint 90 kV 1.64 p.u. @ 1 kA -
SM stack 1215 kV 0.81 p.u. @ 1 kA equals m · u
max
SM
ac conv.-side 560 kV 1.64 p.u. @ 1 kA offset udc/2
ac grid-side 327 kV 1.64 p.u. @ 1 kA -
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5.4 Control Parameter Determination
This section provides insights into the determination of control parameters in close
relation to Chapter 3. Hence, filters (if applicable), signal acquisition, control and
modulation delays are addressed.
5.4.1 Current Control Loops
Derived current control parameters respect a control and modulation processing
delay of Tσ,c+Tσ,m = 40 μs. Furthermore, to account for limited data processing
speed, an additional acquisition delay of Tσ,a = 20 μs is considered for all mea-
sured or estimated quantities. Utilizing the corresponding inductors within the
individual control loops (values are given in section 5.3.2) parameters according
to Table 5.7 are obtained.
5.4.2 Phase-Locked Loop
Parametrization of the PLL shows a significant impact on general dynamic per-
formance and robustness of HVdc operation in response to ac contingencies. As
recommended in [25], to achieve fast settling time and high disturbance rejection
capability, crossover frequency ωco and ξ (g = 2ξ + 1) are selected as 2π20 rad/s
and 0.7, respectively. This leads to PLL parameters and MCCF cutoff frequency
ωc presented in Table 5.8. Note that the input to both PLLs is a normalized
voltage. While the positive sequence PLL is normalized to the nominal voltage
at the PCC, the negative sequence PLL is normalized to the selected activation
threshold for reactive current injection, see Fig. 3.7.
5.4.3 Balancing Control Loops
As derived in section 3.2 and highlighted in [47], MMC energetic quantities contain
fluctuating terms. Hence, while these do not deviate mean energy values, their
impact on balancing controllers must be suppressed by appropriate signal filters.
Instead of solutions utilizing notch structures, which appear vulnerable to severe
frequency deviations, low-pass filters present an adequate alternative6.
Besides twice the underlying current control and modulation delay (80 μs), energy
loop control as well as acquisition delay (40 μs) and estimated filter time constants
are required. Based on 4th order butterworth realizations, where heuristically
tuned cut-off frequencies correspond to 60 Hz (EΣ,0), 50 Hz (EΣ,α/β) and 20 Hz
(E∆,α/β/0), corresponding time constants equal 12.18 ms, 14.38 ms and 35.28 ms,
respectively. Considering further nominal values stated in the previous sections
6While active power setpoints are coupled between ac- and dc-side, and a feed-forward of
horizontal deviations exists, overall dynamic requirements for energy controllers are less strict.
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and the assumption that a = 2 related to the symmetrical optimum method,
balancing control parameters according to Table 5.9 are obtained.
5.4.4 Outer Control Loops
Remaining parameters are related to outer control loops. For scheduled active and
reactive power changes dynamic requirements are generally uncritical and enable
a conservative controller tuning, see the upper part of Table 5.10. In contrast,
the dc voltage controller must be carefully designed to minimize the impact of
disturbances on scheme transmission performance as highlighted in section 3.4.3.
Assuming an underlying current control and modulation delay of 80 μs and a dc
voltage control, acquisition and filter delays of approximately 75 μs, parameters
presented in the lower part of Table 5.10 are obtained. Here, the associated OHL
and dc filter capacitance (20 nF) is respected to calculate Ceqvdc . Furthermore, to
filter the instantaneous dc power transferred towards the ac-side for reference cur-
rent calculation reasons, a second order low-pass filter with a cut-off frequency of
1 kHz is applied.
Table 5.7: Determined current control loop parameters.
controller parameter reference value remark
iphm,0 kp - 1.11·10+1 see section 3.4.8
iphm,0 Ti - 6.76·10−2 see section 3.4.8
iphm,α/β kp eq. (3.97) 4.16·10+2 -
iphm,α/β Ti - ∞ tracking by balancing loops
i+1
PCC,d/q
kp eq. (3.106) 9.31·10+2 -
i+1
PCC,d/q Ti - 3.00·10
−3 typical range, see [85, 82]
i−1
PCC,d/q
kp eq. (3.106) 7.39·10+2 -
i−1
PCC,d/q Ti - 3.00·10
−2 sequence decoupling
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Table 5.8: Determined PLL control loop parameters.
controller parameter reference value remark
PLL kp eq. (3.56) 1.25·10+2 -
PLL Ti eq. (3.56) 1.52·10−4 -
MCCF ωc eq. (3.56) 3.02·10+2 MCCF cutoff frequency
Table 5.9: Determined balancing control loop parameters.
controller parameter reference value remark
EΣ,0 kp eq. (3.73) 0.155 mode TOT-A
EΣ,0 Ti eq. (3.74) 0.318 mode TOT-A
EΣ,0 kp eq. (3.76) 0.493 mode TOT-B
EΣ,0 Ti eq. (3.77) 0.100 mode TOT-B
EΣ,α/β kp eq. (3.80) 0.131 -
EΣ,α/β Ti eq. (3.81) 0.442 -
E∆,α/β/0 kp eq. (3.86) 0.054 -
E∆,α/β/0 Ti eq. (3.87) 2.582 -
Table 5.10: Determined outer control loop parameters.
controller parameter reference value remark
PPCC kp eq. (3.65) 1 -
PPCC Ti - 1.60·10−1 heuristically tuned
QPCC kp eq. (3.65) 1 -
QPCC Ti - 4.00·10−2 heuristically tuned
udc kp eq. (3.69) 8.20 ·10−3 C’OHL equals 10.8 nF/km
udc Ti eq. (3.70) 0.11 ·10−1 C’OHL equals 10.8 nF/km
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5.5 Detection Trigger and Protection Threshold Determi-
nation
This section provides insights into detection trigger and protection threshold
determination. To ensure selective behavior a coordinated approach is essen-
tial. This is especially important to differentiate between contingencies directly
affecting a converter and interactions originating from the opposite subsystem.
5.5.1 DC Detection Thresholds
Derivative Criteria
To determine a feasible set of thresholds ensuring high selectivity a multitude of
faults, originating from different fault locations along the OHL scheme, must be
analyzed. In Fig. 5.4 absolute peak derivative values of incoming traveling waves
related to positive dc pole to ground faults are presented for different load flow
setpoints. During the analysis converter protection is turned off. While the left
part shows results of T1 (PPCC-QPCC-controlled station), the right part is related
to T2 (udc-QPCC-controlled station). Furthermore, marker size is proportional to
the fault resistance varied in a range between 0.1-100 Ω and different colors high-
light dc pole measurement position at the positive or negative pole (dc network
inductor interface). To account for limited data acquisition accuracy, obtained
values are filtered by a 10 kHz low pass filter. Besides a marginal impact of load
flow setpoints and terminal control modes on occurring peak derivative values,
unified thresholds for both terminals can be selected. Marked by the grey dashed
lines in Fig. 5.4, |dimaxdcs /dt| is set to 3.5 kA/ms and |dumaxline,dcs/dt| equals 5 kV/μs.
Absolute Value Criteria
To account for high-impedance faults along the OHL or derivative protection
malfunctions, absolute value criteria for dc overcurrent and over-/undervoltage7
are introduced. For the phase-module zero-sequence current loop, the selected
threshold equals around 1.5 p.u. compared to rated dc current. While this ensures
activation in the case of inappropriate dynamic response, an additional safety
margin to avoid IGBT blocking related to arm overcurrents remains. In addition,
due to the high volatility of voltages in OHL schemes, a relatively broad voltage
range setup is required. Trigger levels are estimated subsequent to extensive
simulations and are heavily dependent on selected control parameters. In the
given scenario, absolute voltages must remain above 225 kV or below 725 kV.
Furthermore, an IGBT block indication originating from the opposite converter
7This should be handled with care to avoid inappropriate trips, as dc voltages in OHL
schemes are highly volatile.
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Figure 5.4: Absolute peak derivative values of incoming traveling waves detected
at positive and negative pole of both terminals subsequent to
positive dc pole to ground faults. Sweep of fault location and fault
resistance to determine feasible thresholds: (a) peaks of di/dt values,
(b) peaks of du/dt values.
is received with a time delay of 40 ms to ensure activation of control-wise dc FCI.
In the meantime, the reactive power capability is preserved.
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5.5.2 Internal Detection Thresholds
Related to section 4.4.1, determination of a suitable protection zone threshold
requires details about the underlying current transformer accuracy. Following a
conservative approach with respect of maximum arm, ac and dc currents, assuming
a worst-case accuracy class of 1 %, the selected value of 0.15 kA presents a
conservative choice. But, this still significantly speeds up internal fault detection
compared to backup protection criteria motivated by SOA limitations.
5.5.3 AC Detection Thresholds
In the case of ac contingencies, a drop or increase in positive and negative sequence
voltage occurs. To avoid interactions between conventional reactive power control
and positive sequence reactive current injection, as well as to avoid issues related to
negative sequence acquisition uncertainty, a deadband of 0.1 p.u. related to steady-
state positive sequence voltage at the PCC is introduced [114]. Both corresponding
gains k
i±1q
are set to three.
5.5.4 Backup Protection Thresholds
To account for arbitrary scheme malfunctions, a backup protection functionality
monitors grid-code imposed and technical constraints motivated by physical device
limitations. Violations strictly lead to IGBT blocking. Besides given ac voltage
and frequency boundaries according to [114], especially arm current and SM
voltage limits are of high importance.
To ensure the appropriate dynamic performance of HVdc schemes, especially
related to FB systems with advanced fault handling, arm currents must strictly
remain below the peak IGBT current limit. Even though reference currents
are capped by individual control loops, short term overshoots – due to signal
acquisition uncertainties and control delays – may occur. For the given bipolar
configuration, a maximum arm current threshold of 4.5 kA is selected, which
equals approximately twice the steady-state arm current during operation under
full-load8.
Similarly, determination of individual SM operational limits must respect transient
as well as dynamic deviations caused by arbitrary contingencies, as shown in
Fig. 5.5 (a) and related to section 5.3.2. With respect to the maximum SM voltage,
upper and lower boundaries are set to 3.7 kV and 1.3 kV to enable appropriate fault
response. Furthermore, the SM sorting tolerance band utol equals 0.25 kV during
conventional operation and is reduced (tolerating higher short term switching
8Estimation of short term overcurrent capabilities of IGBTs presents a challenging task and
requires detailed manufacturer-related information on IGBT capabilities and thermal system
design.
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(a)
4.5 kV
3.7 kV
2.7 kV
2.3 kV
1.3 kV
0.0 kV
steady-state SM
operation range
(b)
dynamic SM
operation range
dynamic SM
operation range
SM overvoltage
SM undervoltage
uΣs,y
time
m · umaxSM
m · unomSM
0.0 kV
stack overvoltage area
(risk of device failure)
temporary stack overvoltage
steady-state stack
operation range
temporary stack undervoltage
stack undervoltage area
(loss of controllability)
minimum voltage of
SM electronics
Figure 5.5: SM and stack voltage design approach similar to [4]:
(a) single SM operation range,
(b) stack operation range.
losses) to 0.05 kV in the case of a dc or ac contingency. While ranges for individual
SMs are selected relatively wide and equal ±48 %, full stack voltage boundaries
are tightened to around ±25-30 % to avoid total loss of converter controllability
and arm overcharging, as shown in Fig. 5.5 (b).
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Chapter 6
Bipolar MMC-HVdc Link Response
to Contingencies
6.1 Introduction
To validate general suitability of the proposed control, balancing, fault handling
and protection scheme, this chapter presents and evaluates response of the intro-
duced bipolar link to various dc (f-dc), internal (f-bbp, f-xfo) and ac (f-3phgnd,
f-2phgnd, f-1phgnd) contingencies. Related time domain simulations have been
performed using PSCADTM/EMTDCTM . Considering the required frequency
range to investigated related phenomena, a step-width of 5 µs is selected.
6.2 Overview
In total six characteristic faults at different locations, which have been previously
indicated in Fig. 5.1, and several parametric sensitivities are analyzed in the
following. Unless further notice, scheme design and settings correspond to the
set of parameters given within Chapter 5. Terminal T1 operates in PPCC-QPCC-
control mode (setpoint PPCC = +1.05 GW / QPCC = +400 MVAr per converter)
terminal T2 runs in udc-QPCC-control mode (setpoint udc = +525 kV / QPCC
= +400 MVAr per converter). The utilized modeling environment comprises a
computationally enhanced (accelerated) Type 4 two-value resistor FB SM stack
representation related to [23], frequency dependent line models following [69] and
a transformer model including core saturation. Furthermore, surge arrestors are
modeled by a non-linear resistor in series with a variable voltage source and the
ac grid is represented by a Thévenin equivalent.
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6.3 Scheme Response to DC Network Faults
6.3.1 DC Pole to Ground Fault
Within Fig. 6.1 and Fig. 6.2 response to a positive dc pole to ground fault (f-
dc) located at l = 150 km is shown. The fault instant is at t = 1.2 s and Rflt
corresponds to 1 mΩ.
Initially, the fault-induced traveling waves propagate along the OHL. Both termi-
nals identify abnormal voltage derivative values at their faulty (positive) dc pole
and trigger dc FCI in the upper bipolar subsystem, see Fig 6.1 and Fig. 6.2 top row.
During this period, voltage and current derivative values at the healthy (negative)
dc poles remain below the selected thresholds and normal operation is pursued.
At the same time, the midpoint at the non-grounded terminal is shifted, see
Fig. 6.1 dc voltage in top row, until the deviation is clamped by the corresponding
surge arrestors. Energy absorption of both midpoint arrestor banks corresponds
to 1.68 MJ. Furthermore, to interrupt the dc current at T2, converter C2p follows
the occurring voltage oscillation by applying a negative dc output voltage. While
the horizontal balancing capability is turned off due to a dc-side contingency, the
HVdc switches at both terminals open after successful fault current reduction
including a mechanical trigger delay of 2 ms. Subsequently, converters enter
STATCOM mode (dc-side isolated) to regain full balancing capability1.
Focussing on individual converters, C1p rapidly reduces its scheduled active power
transmission, maintains its reactive power setpoint and switches total balancing
orientation towards the ac-side, see Fig. 6.1 C1p (a)+(b). Thus, arm sum voltage
deviations remain within a feasible range. The minimum arm sum voltage value
corresponds to 621 kV or 0.920 p.u. related to m · unomSM as shown in Fig. 6.1 C1p
(c). In contrast, C1n continuously provides the requested active and reactive
power at the PCC, see Fig. 6.1 C1n (a)+(b). Therefore, dc-side interactions
caused by the faulty subsystem are buffered by the converter SMs (their capaci-
tors) resulting in slightly larger arm sum voltage deviations as shown in Fig. 6.1
C1n (c). At the opposite terminal, C2n is affected in a similar manner, see Fig. 6.2
C2n (a)-(c). In contrast, an increasing impact on upper converter C2p compared
to C2n is evident, see Fig. 6.2 C2p (a)-(c), where maximum arm sum voltage
reaches approximately 842 kV or 1.247 p.u..
1Alternatively, subsequent to an appropriate de-ionization time, attempts for scheme restart
could be triggered to restore power flow and resume normal operation.
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Figure 6.1: Response of T1 to a positive dc pole to ground fault (f-dc) located
at l = 150 km, fault instant at t = 1.2 s. Row-wise plot sequence:
terminal dc voltages and currents, converter arm currents, converter
PCC currents in dq-frame, converter arm sum voltages.
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Figure 6.2: Response of T2 to a positive dc pole to ground fault (f-dc) located
at l = 150 km, fault instant at t = 1.2 s. Row-wise plot sequence:
terminal dc voltages and currents, converter arm currents, converter
PCC currents in dq-frame, converter arm sum voltages.
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Figure 6.3: Impact of dc fault detection delay on the response to fault (f-
dc). Range of additional delay 0 μs up to 1000 μs. Row-wise plot
sequence: terminal dc voltages, terminal dc currents.
Sensitivity of DC Fault Detection Delay
Related to the positive dc pole to ground fault (f-dc), see Fig. 6.3, the impact
of fault detection speed on dc-side currents and voltages is investigated. In this
context, starting from the original scenario, an additional fault detection delay of
up to 1000 μs is introduced, where each delay value is highlighted by a different
linestyle and marked within the plot.
According to results shown in Fig. 6.3, where the visible time-frame has been
shortened to 15 ms, several aspects shall be highlighted: i) The initial transient
response (first incoming traveling wave) is independent of scheme control and
protection setup. ii) Visible deviations start to occur after several hundreds of
microseconds. This clearly shows that state-of-the-art HVdc technology causes
a new kind of fast (control-related) power systems phenomena and validates the
importance of advanced simulation frameworks. iii) The highly delayed cases
show prolonged attempts to return to the previous dc current and dc voltage
setpoints (depending on their control mode, see arrows in Fig. 6.3) leading to
highest deviations compared to the original scenario.
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uTR1cab,dcp
iTR1dcp
lOHL = 350 km
lCABLE = 10/25/50 km
lOHL = 340/325/300 km
l = 0 km l = 700 km
Figure 6.4: Schematic of investigated OHL scheme with partial cable section.
Transition station TR1 located at l = 350 km, cable length
corresponds to 10/25/50 km while OHL length is reduced
accordingly.
Sensitivity of Partial Cable Sections
Due to the fact that OHL schemes have a significant visible impact, general at-
tempts promoting HVdc cable transmission for onshore links, or at least partial ca-
ble sections like shown in Fig. 6.4, intensify. To sketch related technical challenges
and motivate further research, the response of three partially cabled schemes and
the original scenario to a positive dc pole to ground fault (f-dc) at l = 150 km are
compared. Besides dc voltages and currents at T2, quantities at the fault-facing dc
cable transition TR1 are highlighted. To facilitate straightforward identification
of impacts, which are directly related to the introduced cable segments, control
and protection setting are kept unchanged.
Inspecting Fig. 6.5, several distinctive changes occur: i) There is a less severe
impact of fault-related traveling waves on T2, see enhanced voltage spike damping
at T2 compared to the original case. Unfortunately, this diminishes the perfor-
mance of derivative detection criteria. In all cable scenarios, the fault is detected
at T2 by a slow absolute value criteria violation prior to dc FCI. ii) Increasing
cable length leads to more severe and prolonged voltage polarity changes at the
cable transition. Even though opposite polarity amplitudes remain at around
0.478 p.u., which is low with respect to recommended HV tests according to
[120], significantly longer durations compared to applied tests may require further
consideration (here around 11 ms). iii) Generally, in the case of increasing cable
length and related dc-side energy content, a more oscillating system behavior
results. iv) During all cases no SOA-related threshold has been violated. This is
valid for both the upper subsystem and the lower (healthy) subsystem.
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Figure 6.5: Impact of partial cable segments on the response to fault (f-dc).
Cable length corresponds to 10/25/50 km. Row-wise plot sequence:
transition station and terminal dc voltages, transition station and
terminal dc currents.
Consequently, introduction of partial cable segments requires a thorough review
of several issues related to MMC-HVdc schemes. It must be ensured that:
 fast derivative protection concepts are revised to ensure high selectivity in
mixed transmission corridors
 basic design (converter design) and controls due to changing system dynam-
ics are appropriately adapted
 occurring cable voltage stresses, also within the cable, are appropriately
identified and are respected in insulation coordination studies
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6.4 Scheme Response to Converter-Internal Faults
6.4.1 DC Busbar Fault
Within Fig. 6.6 and Fig. 6.7 response to a positive dc busbar to ground fault
(f-bbp) within the converter-internal protection zone of C1p is shown. The fault
instant is at t = 1.2 s and Rflt corresponds to 1 mΩ.
Different to the previous contingency (f-dc), the fault is located within the
converter-internal protection zone C1p-bbp. To protect power electronic assets
this leads to IGBT blocking, see Fig. 6.6 C1p (a)-(c). This is triggered by
the proposed differential protection criterion within one data acquisition cycle
of 20 μs subsequent to imaxpz threshold violation. Compared to common criteria
related to physical device limits (e.g. arm overcurrents) detection is substantially
accelerated. This reduces the extent of acdc interactions and further impacts on
the healthy subsystem. Again, a voltage drift at the terminal midpoint occurs,
see Fig. 6.6 top row, and energy absorption of both midpoint arrestor banks
corresponds to 2.54 MJ. Arm sum voltage deviations do not differ significantly
within C1n compared to a fault along the OHL and ac PCC quantities remain
nearly unaffected, see Fig. 6.6 C1n (a)-(c). Nevertheless, dc voltage fluctuations
and volatility increases in the healthy subsystem as shown in Fig. 6.6 top row.
The maximum absolute deviation compared to steady-state occurs at t = 1.2143
s and corresponds to 246 kV. This illustrates the difficulty to set up suitable dc
voltage limits in a bipolar scheme utilizing OHL transmission since a voltage limit
violation within the lower subsystem leading to dc FCI shall be avoided in the
case of these type of faults.
Heading the scope towards the opposite terminal T2, the incoming traveling wave
triggers the current derivative loop around 2.46 ms after fault instant. Activated
dc FCI reduces the remaining current to zero within an additional period of
31.34 ms. At this terminal, the extent of the voltage reversal is further boosted
in the upper subsystem, see Fig. 6.7 top row. This is mainly influenced by the
increasing share of OHL and the additional dc inductor between fault location and
C2p. However, this does not show a significant impact on converter quantities.
As highlighted in Fig. 6.7 C2p (a)-(c), arm and PCC currents follow a similar
pattern compared to (f-dc), where the highest arm sum voltage level corresponds
to 843 kV or 1.248 p.u.. Furthermore, as depicted in 6.7 C2n (a)-(c), the lower
subsystem is capable to ride through this contingency.
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Figure 6.6: Response of T1 to a positive dc busbar to ground fault (f-bbp) at
T1, fault instant at t = 1.2 s. Row-wise plot sequence: terminal
dc voltages and currents, converter arm currents, converter PCC
currents in dq-frame, converter arm sum voltages.
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Figure 6.7: Response of T2 to a positive dc busbar to ground fault (f-bbp) at
T1, fault instant at t = 1.2 s. Row-wise plot sequence: terminal
dc voltages and currents, converter arm currents, converter PCC
currents in dq-frame, converter arm sum voltages.
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6.4.2 Converter-Internal AC Phase to Ground Fault
Within Fig. 6.8 and Fig. 6.9 response to a converter-internal phase to ground fault
(f-xfo) located at the phase a transformer bushing of C1p is shown, see Fig. 5.1.
The fault instant is at t = 1.2 s and Rflt corresponds to 1 mΩ.
Due to the low fault impedance, the ac voltage on the converter-side of the
transformer is reduced to zero within phase a of C1p. This increases the peak
phase to ground voltages of remaining phase b and c by a factor of
√
3 and
reduces their phase difference to sixty degrees [55]. Furthermore, the characteristic
dc-offset, which is typical for bipolar MMC-HVdc schemes at the converter-side
of the transformer, disappears. Triggered by the converter-internal differential
protection, all IGBTs in C1p are blocked. The opposite terminal does neither
face an immediate derivative criteria violation nor a conventional absolute value
threshold violation to detect a dc-side contingency. Therefore, both converters of
T2 remain in dc voltage control mode, while C2p continues to operate connected
to an open-end OHL transmission line configuration in the first instance, see top
row of Fig. 6.8 and Fig. 6.9. The latter fact causes an output current reduction,
while the dc voltage is kept at the reference setpoint.
Shifting the view towards T1 and especially C1p, a major dimensioning criteria
for bipolar MMC-HVdc applications is unveiled. Even if FB SMs are in blocked
state related stacks are further charged, if
uΣp,a < u
T1
conv,dcp + 0 kV, (6.1)
and
uΣp,b/c < u
T1
conv,dcp +
√
3uˆconv. (6.2)
Within the selected scenario, voltages across the SM stack can temporarily reach
levels up to one megavolt. This is due to the combination of rising phase to ground
voltage amplitudes, which are related to the transformer setting and oscillating
positive dc pole to ground voltages. Typically, peaks are correlated to the negative
half-wave of the effective converter ac-side voltage. Resulting SM stack charging
currents, where a share is also flowing into the parallel SM stack arrestor (peak
current 0.82 kA and dissipated energy of 1.65 MJ in arm p,b), and arm sum
voltages are depicted in Fig. 6.8 C1p (a)-(c). Proceeding with C1n in the lower
subsystem, which is especially remarkable related to the severity of events in C1p,
only a marginal extent of interaction occurs, see Fig. 6.8 C1n (a)-(c). Converter
controls and energy-balancing show appropriate performance and the converter
returns to steady-state operation conditions within approximately 100 ms.
At the opposite side, normal operation (udc-control mode) of C2p continues until
the block signal (blkext) trip signal is received. This happens after an additional
delay of 40 ms related to the IGBT blocking instant of C1p and triggers dc FCI,
see Fig. 6.9 top row. Subsequent to successful control-wise current interruption
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the HVdc switch is operated to physically separate converter and OHL segments.
Subsequently, the converter enters STATCOM mode and a discharge resistor of
1 kΩ is inserted on the line-side to reduce the remaining permanent pole to ground
voltage2. Simultaneously, C2p is rebalancing its total energy via an additional ac
current, see Fig. 6.9 C2p (a)-(c) and continuously provides reactive power at the
PCC. In the case of C2n, no apparent impact of the internal phase to ground fault
within the opposite terminal T1 exists. The converter remains in operation and
rebalances minor deviations within a few grid-cycles, see Fig. 6.9 C2n (a)-(c).
2Alternatively, a slow control-wise dc voltage reduction could be performed without
converter disconnection from the dc-side
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Figure 6.8: Response of T1 to a converter-internal phase to ground fault (f-xfo)
located at the phase a transformer bushing of C1p, fault instant
at t = 1.2 s. Row-wise plot sequence: terminal dc voltages and
currents, converter arm currents, converter PCC currents in dq-
frame, converter arm sum voltages.
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Figure 6.9: Response of T2 to a converter-internal phase to ground fault (f-xfo)
located at the phase a transformer bushing of C1p, fault instant
at t = 1.2 s. Row-wise plot sequence: terminal dc voltages and
currents, converter arm currents, converter PCC currents in dq-
frame, converter arm sum voltages.
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6.5 Scheme Response to AC Grid Faults
While ac faults have an equal impact on upper and lower bipolar subsystem,
related converter quantities are solely shown for the upper converters (denoted by
subscript p) in the following.
6.5.1 Three-Phase to Ground Fault
Within Fig. 6.10 and Fig. 6.11 response to an ac three-phase to ground fault
(f-3phgnd) near T1 is shown. The fault instant is at t = 1.2 s and the fault
duration corresponds to 0.25 s. To emulate a distant fault with high residual
voltage an RL-impedance between converter and fault location is assumed3, see
Fig. 5.1. The fault resistance itself equals Rflt = 5 Ω.
The fault leads to a positive sequence voltage drop compared to pre-fault condi-
tions. Since the deviation is greater than the selected deadband width of 0.1 p.u.,
this triggers ac FRT after 11.3 ms and initiates additional positive sequence
reactive current injection. Due to the extent of the requested reactive current an
active current limitation is required. This shows an immediate impact on scheme
transmission capacity, which is reduced to around 0.3 p.u. as shown in Fig. 6.10
top row and C1p (c)+(d). Furthermore, the rapid adaption of power transmission
as well as reactive current and signal acquisition uncertainty causes energetic
deviations within C1p. Here, related arm sum voltages stay in a range between
559 kV (0.828 p.u.) and 827 kV (1.225 p.u.). Detailed time domain results and
corresponding energetic quantities in αβ0-frame are provided in Fig. 6.10 C1p
(e)+(f). During this fault, all converter balancing loops remain in operation4
and slowly adjust the affected energy components. In addition, arm current
and voltage quantities remain in a feasible range and do not trigger SOA-related
protection criteria, see Fig. 6.10 C1p (a)+(b).
Facing towards the opposite terminal T2 and especially C2p, a smooth operation
setpoint adaption subsequent to active power limitation of T1 is performed. As
shown in Fig. 6.11 top row and C2p (a)+(b), neither a significant deviation nor
an overshoot of arm voltage, dc voltage or current quantities occur. Furthermore,
the ac-side remains nearly unaffected, see Fig. 6.11 (c)+(d), except for a minor
total balancing adaption (slight overshoot of i+1PCC,d). During the whole considered
timeframe, arm sum voltages and energies remain de-facto balanced as shown in
Fig. 6.11 (e)+(f).
3The grid impedance has been split in a ratio of 1:2 and a short OHL section has been
attached.
4Note that the balancing control parameters are derived related to nominal voltage
conditions. Therefore, dynamic performance, especially related to vertical balancing, is slightly
compromised.
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Figure 6.10: Response of T1 to an ac three-phase to ground fault (f-3phgnd)
near T1, fault instant at t = 1.2 s. Row-wise plot sequence:
terminal dc voltages and currents, converter arm quantities,
converter PCC quantities in dq-frame, converter arm sum voltages
as well as energetic quantities in αβ0-frame.
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Figure 6.11: Response of T2 to an ac three-phase to ground fault (f-3phgnd)
near T1, fault instant at t = 1.2 s. Row-wise plot sequence:
terminal dc voltages and currents, converter arm quantities,
converter PCC quantities in dq-frame, converter arm sum voltages
as well as energetic quantities in αβ0-frame.
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6.5.2 Two-Phase to Ground Fault
Within Fig. 6.12 and Fig. 6.13 response to an ac two-phase to ground fault between
phase a and phase c (f-2phgnd) near T1 is shown. The fault instant is at t = 1.2 s
and the fault duration corresponds to 0.25 s. To emulate a distant fault with
high residual voltage an RL-impedance between converter and fault location is
assumed. This is performed similar to the previous case, see also Fig. 5.1. The
fault resistance itself equals Rflt = 2 Ω.
As a consequence of the chosen fault scenario, a significant positive sequence
voltage drop occurs. Furthermore, due to the unbalanced voltage sag character-
istics a negative sequence voltage is present, see Fig. 6.12 C1p (a)+(c). With
respect to given sequence current limits, regular power flow along the bipolar dc
link is smoothly interrupted and subsequently restored. Remaining activities on
the dc-side are related to total balancing activities. The latter are initiated by
converters within terminal T1, which are balanced in mode TOT-A as shown in
Fig. 6.12 top row. After ac fault detection, reactive current injection is initiated
as shown in Fig. 6.12 (b)+(d). This is in line with dynamic requirements specified
within section 2.3 regarding maximum overshoot and settling time. As indicated
in Fig. 6.12 (e)+(f), vertical balancing has been turned off during the unbalanced
fault. Corresponding minor deviations remain present until the ac fault is cleared,
while total and horizontal deviations are adjusted. Minimum and maximum arm
sum voltage peaks correspond to 518 kV (0.767 p.u.) and 861 kV (1.275 p.u.),
respectively.
At the opposite terminal T2 a smooth performance related to power flow adaption
is achieved, as depicted in Fig. 6.13 top row and C2p (c)+(d). Furthermore,
no significant arm sum voltage or energetic deviations occur and arm voltage
and current quantities follow the changing control setpoints without noticeable
overshoots, see Fig. 6.13 (a)-(b) and (e)-(f).
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Figure 6.12: Response of T1 to an ac two-phase to ground fault (f-2phgnd) near
T1, fault instant at t = 1.2 s. Row-wise plot sequence: terminal dc
voltages and currents, converter arm quantities, converter PCC
quantities in dq-frame, converter arm sum voltages as well as
energetic quantities in αβ0-frame.
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Figure 6.13: Response of T2 to an ac two-phase to ground fault (f-2phgnd) near
T1, fault instant at t = 1.2 s. Row-wise plot sequence: terminal dc
voltages and currents, converter arm quantities, converter PCC
quantities in dq-frame, converter arm sum voltages as well as
energetic quantities in αβ0-frame.
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6.5.3 Single-Phase to Ground Fault
Within Fig. 6.14 and Fig. 6.15 response to an ac single-phase to ground fault in
phase a (f-1phgnd) near T1 is shown. The fault instant is at t = 1.2 s and the
fault duration corresponds to 0.25 s. To emulate a distant fault with high residual
voltage an RL-impedance between converter and fault location is assumed. This
is performed similar to the previous cases, see also Fig. 5.1. The fault resistance
itself equals Rflt = 2.5 Ω.
During the fault, a positive sequence voltage drop occurs, which is marginally
lower than the positive sequence deadband width of 0.1 p.u.. Furthermore, due to
the unbalanced voltage sag characteristics, a negative sequence voltage is present
as shown in Fig. 6.14 C1p (a)+(c). Compared to the previous case (f-2phgnd),
link power transmission is reduced to around 0.73 p.u., while additional positive
and negative sequence reactive currents are injected, see Fig. 6.14 top row and
C1p (b)+(d). Vertical balancing is turned off during the fault and minimum and
maximum arm sum voltage peaks correspond to 550 kV (0.815 p.u.) and 808 kV
(1.197 p.u.), respectively. Nevertheless, arm sum voltages remain within a feasible
range and continuous controllability is ensured like in all previous scenarios, see
Fig. 6.14 (e)+(f).
Again, the impact on opposite terminal T2 is limited. Power flow adaptions are
performed in a smooth manner as depicted in Fig. 6.15 top row and C2p (c)+(d).
Furthermore, no significant arm sum voltage or energetic deviations occur and
arm voltage and current quantities follow the changing control setpoints. This
happens without considerable overshoots causing unintended power electronic
device stresses, see Fig. 6.15 (a)+(b) and (e)+(f).
Finally, to quantify overall impact and benefit of implemented reactive current in-
jection strategies, even if a relatively strong ac grid is present, Table 6.1 shows the
adverse impact of inverted k
i±1q
gains on remaining sequence voltage amplitudes
with respect to the given fault scenario.
Table 6.1: Impact of inverted k
i±1q
gains on sequence voltage amplitudes.
reactive current
injection gains
u+1
PCC,d
u−1
PCC,d
k
i+1q
=k
i−1q
= +3 292.2 kV 53.7 kV
k
i
+1
q
=k
i−1q
= -3 281.0 kV 57.5 kV
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Figure 6.14: Response of T1 to an ac single-phase to ground fault (f-1phgnd)
near T1, fault instant at t = 1.2 s. Row-wise plot sequence:
terminal dc voltages and currents, converter arm quantities,
converter PCC quantities in dq-frame, converter arm sum voltages
as well as energetic quantities in αβ0-frame.
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Figure 6.15: Response of T2 to an ac single-phase to ground fault (f-1phgnd)
near T1, fault instant at t = 1.2 s. Row-wise plot sequence:
terminal dc voltages and currents, converter arm quantities,
converter PCC quantities in dq-frame, converter arm sum voltages
as well as energetic quantities in αβ0-frame.
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Chapter 7
Potential of Bipolar Overlay Grid
Applications
7.1 Introduction
In light of a general consensus on long-term targets to reduce greenhouse gas
emissions, activities to push the global energy transition forward must be further
strengthened. Recently, this has been re-emphasized by the Intergovernmental
Panel on Climate Change (IPCC) to limit the impact of global warming [131].
By means of single embedded MMC-HVdc links, regardless of their configuration,
regional availability of renewable energy is still a dominant factor. To reach a high
level of sustainability over a long period of time a broader area must be integrated.
Hence, bipolar HVdc overlay grids may present an attractive solution to collect
widespread renewable in-feed and reduce regional dependencies. This chapter
briefly discusses the fundamental aspects related to bipolar MMC-HVdc grids
based on FB SMs and their application potential. Besides a brief introduction
of literature discussing multi-terminal and overlay grid applications as well as
protection methodologies, different grid design concepts are introduced and their
macroscopic characteristics are compared.
7.1.1 Literature Review
In line with first commercial utilization of HVdc links based on state-of-the-art
MMC technology, various stakeholders got attracted by the general suitability to
form grid structures. This section sketches identified prospects and challenges
related to HVdc grids. In addition, recent contributions in the field of HVdc grid
fault handling are introduced and protection methodologies are briefly addressed.
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Prospects and Challenges of HVdc Grids
Increasing global solar and wind capacity installation, mainly due to declining
prices since the millennium, made policy-makers and non-governmental organiza-
tions rethink power system design and power supply aspects. Several concepts
related to trans-national or even trans-continental HVdc grid initiatives have
been proposed to improve the use of geographically distributed renewable energy
sources and to tackle climate change. While such grids are expected to consist
of VSCs – most likely MMCs – a lack of standardization, of available control
and protection concepts as well as of sufficient transmission capacity has been
identified [33]. Consequently: i) Standardization activities have been triggered
and conducted within the last years, see [88] and [115]. ii) Control schemes have
been proposed with respect to offshore wind farm control (fixed ac voltage and
frequency, rectifier operation mode) and onshore converter control (droop control
related to locally measured dc voltage, inverter operation mode) [26]. iii) A
hybrid dc breaker has been presented in [34] and systemic considerations regarding
SM characteristics and protection challenges have been deepened in [1] and [2].
iv) A general recommendation related to economic and technical feasibility of
HVdc grids as well as remaining issues related to modeling and control have been
summarized in [121] and [10], respectively.
Fault Handling and Protection Concepts for HVdc Grids
Beyond previous considerations addressing primarily fundamental aspects, indus-
trial and academic stakeholders refined evaluation depth. In [18] and [15] hybrid
HVdc breakers are elaborated on a system and component level involving main
breaker, load commutation switch (LCS) as well as fast disconnector realization.
Furthermore, fault clearance of a HB MMC-HVdc scheme in coordination with
a hybrid HVdc breaker has been shown. This solution is currently also applied
in a four-terminal bipolar MMC-HVdc grid project in China, see [78]. In con-
trast, [60] proposes the sole utilization of converters with fault-handling capability
(e.g. FB or CDSMs) to interrupt occurring fault currents within the HVdc grid.
To add benefits of advanced converters and operational improvements related
to distributed circuit breakers disconnecting faulty grid areas or lines, several
concepts combined both methods. Besides [57], which presents a converter-based
fault-limiting concept to apply less costly mechanical HVdc breakers, [90] and [7]
integrate hybrid HVdc breakers at major busbars and tie-lines to limit the extent
of fault-related power transmission outages subsequent to contingencies.
To trigger the intended control-wise fault handling or device switching behavior,
protection issues related to meshed HVdc grid structures must be resolved. Besides
general challenges related to the currently available standards [40], robust and
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selective (typically non-unit1) protection with respect to multiple protection zones
within an HVdc grid is required. This is tackled by several approaches including:
i) combined fault discrimination criteria evaluating voltage derivative, current
derivative and absolute voltage level [51], ii)methods utilizing dc inductor voltages
at each pole and their relation [53], iii) an approach monitoring the voltage integral
of dc inductors [113], and iv) advanced signal processing techniques applying
wavelet transformation on voltage and current [58, 43], respectively.
7.1.2 Related Publications
Conceptual considerations presented within this chapter are related to several
scientific contributions. While considerations about monopolar schemes have been
published in IEEE Transactions on Power Delivery [Jrnl2016a] and have been
presented at the Cigré Lund Symposium, Across Borders – HVDC systems and
markets integration [Conf2015a] in May 2015, studies based on bipolar schemes
have been presented at the IEEE Electrical Power and Energy Conference (EPEC)
[Conf2016c] in October 2016 and at the International Exhibition and Conference
for Power Electronics, Intelligent Motion, Renewable Energy and Energy Man-
agement (PCIM-Europe) [Conf2018b] in May 2018.
7.2 Comparison of Bipolar FB MMC-HVdc Grid Designs
This section highlights different grid designs based on an exemplary bipolar MMC-
HVdc grid. The grid includes five bipolar terminals, where utilized converters
are equipped with FB SMs, and two additional dc busbars (identifier BBx, x
consecutively numbered) connected to multiple dc lines. Furthermore, a single
low-impedance grounding is located at the neutral busbar of BB1. This ensures
both feasible requirements for midpoint insulation coordination at each terminal
and prevention of permanent ground currents [52]. In the following, main charac-
teristics, fault handling sequences and operational impacts are highlighted. The
selected nomenclature follows [123].
7.2.1 Non-Selective Grid Design
Interconnection of existing bipolar FBMMC-HVdc links by introducing dc busbars
represents the least complex workaround to realize widespread grids2. Never-
theless, even though this does not include additional investment costs except
1Non-unit protection has no fixed zonal boundaries, as protection zones overlap for backup
purposes.
2This implies equal dc voltage ratings of involved terminals. Otherwise, dcdc converters
are required, which are not covered within this thesis.
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Terminal T1
Terminal T2
Terminal T3
Terminal T4
Terminal T5
dc busbar BB1
dc busbar BB2
Figure 7.1: Non-selective bipolar MMC-HVdc grid design. Converters are
equipped with FB SMs. Solid grounding located at dc busbar
BB1. Green and red colored converters and lines indicate continuous
availability or loss of transmission capacity subsequent to the
highlighted fault, respectively.
for interconnecting lines, busbar modifications and disconnectors to perform (of-
fline) topological changes, significant operational drawbacks exist. Those include
contingency-related transmission capacity loss of a full bipolar subsystem. Fur-
thermore, therewith connected reduced overall scheme availability/reliability as
well as ac grid stability risks due to massive power flow changes result.
As shown in Fig. 7.1, an arbitrary dc pole to ground fault within the positive
bipolar subsystem leads to a full outage in the case of permanent faults. The
characteristic fault detection and clearance sequence comprises the following steps:
 Fault instant and traveling wave propagation.
 Detection of the fault within the positive bipolar dc subsystem3.
 Control-wise FCI performed by affected converters located within the posi-
tive bipolar subsystem.
 HVdc switch operation of affected converters to enter STATCOM mode.
3As very sensitive thresholds to detect far-distant contingencies are required, high selectivity
appears challenging.
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Terminal T1
Terminal T2
Terminal T3
Terminal T4
Terminal T5
dc circuit breaker
(closed/open/unaffected)
dc busbar BB1
dc busbar BB2
Figure 7.2: Fully-selective bipolar MMC-HVdc grid design. Converters are
equipped with FB SMs. Solid grounding located at dc busbar
BB1. Red colored converters and lines indicate loss of transmission
capacity subsequent to the highlighted fault.
7.2.2 Fully-Selective Grid Design
In contrast to the previous case, a fully-selective bipolar MMC-HVdc grid design
utilizing hybrid HVdc breakers at each line connected to a dc busbar is presented,
see Fig. 7.2. Additionally, a schematic overview highlighting the basic principle of
the hybrid breaker type related to [34] is provided in Fig. 7.3. Here, operation of
an IGBT-based LCS commutates the current from the low loss primary current
path into the bidirectional main breaker based on IGBTs. This device is capable
to interrupt the fault current. But, prior to that action, the fast disconnector must
have been opened to ensure a sufficient dielectric strength across disconnector and
LCS.
Consequently, in combination with fault-blocking converters, each branch can be
individually excluded on- or oﬄine without interrupting power flow within the
remaining network. This minimizes related impacts within the grid and ensures
the highest possible operational flexibility.
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LCS
fast disconnector load commutation switch
Ldc
main breaker (bidirectional)
Figure 7.3: Schematic of a hybrid HVdc breaker.
The characteristic fault detection and clearance sequence related to an arbitrary
dc pole to ground fault within the positive bipolar subsystem follows:
 Fault instant and traveling wave propagation.
 Fast detection within the affected branch4.
 Control-wise FCI of directly affected converters (if applicable) and targeted
hybrid HVdc circuit breaker operation. The remaining positive bipolar
subsystem (remaining part of the dc grid) rides through the fault.
 Hybrid HVdc circuit breaker fault current interruption and HVdc switch
operation of affected converters to enter STATCOM mode.
7.2.3 Partially-Selective Grid Design
Even though the fully-selective grid design provides several benefits significant
hardware-related requirements exist. Current research activities aim to identify
a trade-off between overall investment costs and remaining operational flexibility.
While [59] proposes an adapted dc switchyard design based on conventional hybrid
breakers, [66] proposes a multi-port hybrid breaker to reduce hardware-related
intensity at the cost of a reduced redundancy. Here, as shown in Fig. 7.4 and
highlighted in detail in Fig. 7.5, a similar concept according to [87] is chosen. In
case a single busbar breaker port is affected by a fault, the corresponding LCS
commutates the fault current into the unidirectional main breaker decoupled by
a diode network.
With this approach, sub-grids can be formed in a cost-effective manner, as only
one unidirectional switching device and a diode decoupling network are required
in contrast to several bidirectional hybrid breakers.
4A coordinated selection of thresholds is enabled due to clearly separable protection zones,
where high selectivity appears feasible.
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Terminal T1
Terminal T2
Terminal T3
Terminal T4
Terminal T5
dc busbar breaker
(partially open/unaffected)
dc busbar BB1
dc busbar BB2
Figure 7.4: Partially-selective bipolar MMC-HVdc grid design. Converters are
equipped with FB SMs. Solid grounding located at dc busbar
BB1. Green and red colored converters and lines indicate continuous
availability or loss of transmission capacity subsequent to the
highlighted fault, respectively.
LCS
LCS
LCS
fast disconnector load
commutation
switch
m
ai
n
b
re
ak
er
unidirectional design
diode stack
Ldc
Ldc
Ldc
line 1
line 2
line 4
Figure 7.5: Schematic of a busbar HVdc breaker.
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In a slightly adapted manner, the characteristic fault detection and clearance
sequence follows:
 Fault instant and traveling wave propagation.
 Fast detection within the affected sub-grid5.
 Control-wise FCI of directly affected converters (if applicable) and targeted
busbar HVdc circuit breaker operation. The remaining positive bipolar
subsystem (remaining part of the dc grid) rides through the fault.
 Busbar HVdc circuit breaker fault current interruption and HVdc switch
operation of affected converters to enter STATCOM mode.
7.2.4 Grid Design Comparison
To conclude this section the presented grid designs are qualitatively compared
against each other, as shown in Table 7.1. Considered criteria include projected
investment costs, extent of transmission capacity loss (within one bipolar subsys-
tem, in the case of a dc pole to ground fault) and operational flexibility.
Table 7.1: Overview of bipolar grid design characteristics.
grid design
hardware
requirements
transmission capacity loss
(within bipolar subsystem)
operational
flexibility
non-selective low high (full) low
fully-selective very high low (single component) high
partially-selective moderate moderate (partial) moderate
5A coordinated selection of thresholds is enabled due to sub-grids separating different
protection zones. High selectivity appears feasible.
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Conclusion and Further Research
Possibilities
8.1 Conclusion
MMC-HVdc systems in bipolar configuration present an attractive measure to
solve challenges related to today’s power systems. But, while this happens at
the cost of significantly increasing system complexity, an urgent need for generic
control, balancing and protection concepts integrated into an easily adjustable
simulation framework emerges. This doctoral thesis has addressed identified
shortcomings and has delivered the requested concept embedded within an EMT
simulation environment. In this context, the potential scope of application ranges
from preliminary investigations to performance validation purposes in line with
ongoing projects. Besides that, a compilation of fundamentals, an introduction to
scheme design aspects and considerations on bipolar overlay grid structures have
broadened the scope.
The following list recapitulates the main scientific contribution of individual parts
and briefly points out their impact related to the previously described general
context:
 The compilation of HVdc fundamentals in Chapter 2 shed light on the MMC
topology including SM stack modeling aspects and IGBT blocking behavior.
In combination with a brief introduction of system configurations and grid
code requirements, a common understanding and prerequisites to set up a
suitable simulation framework were provided.
 The circuit analysis and derivation of instantaneous power terms in the first
part of Chapter 3 unveiled control relations and energy balancing possibilities.
Here, unbalanced grid conditions were assumed to trace the impact of arbi-
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trary ac faults on energetic converter quantities. Related findings enabled
the selection of a feasible balancing strategy and were inevitable to achieve
robust FRT performance.
 Following a thorough literature review, the remaining part of Chapter 3
featured the underlying control and balancing implementation. While this
incorporated sequence detection, grid synchronization, quantity determina-
tion, multi-dimensional balancing and controls, compliance with the full
spectrum of technical requirements was assured. The concept was designed
in a modular and easily adjustable manner to facilitate future adaptability.
 Fault handling and protection aspects were refined in Chapter 4. To achieve
the desired level of robustness and selectivity, a comprehensive extension
into a multi-zonal concept with backup-functionality was suggested. For
example, a differential protection loop was proposed to minimize undesired
interactions between bipolar subsystems in the case of converter-internal
faults. Furthermore, signal routing, reference value determination – includ-
ing positive and negative sequence reactive current injection – and remaining
energy balancing possibilities during ac FRT and dc FCI were presented in
detail.
 Reflecting upcoming project ratings, a generic MMC-HVdc scheme in bipolar
configuration with DMR was set up in Chapter 5. Consequently, subse-
quent to the overall model composition as well as control and protection
parametrization, a wide range of characteristic contingencies were investi-
gated in Chapter 6. In detailed EMT studies, it was clearly demonstrated
that: i) A universal applicability of the proposed concept was achieved.
ii) Dynamic performance requirements were satisfied. iii) Excessive devia-
tions from steady-state – or even violations of technical design values – were
avoided. In addition, the general importance of in-depth simulative studies
to quantify parametric sensitivities was indicated based on two illustrative
examples.
 Given the high flexibility of bipolar MMC-HVdc schemes, potential designs
of future HVdc grids were sketched in Chapter 7. In particular, advanced
variants promoting a symbiosis between fault-blocking (fault current inter-
rupting) converter topologies and resource-optimized HVdc breaker utiliza-
tions were discussed and compared.
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8.2 Further Research Possibilities
To solve challenges related to the energy transition an increasing penetration of
power electronics is undeniably predictable. However, while conventional assets
like synchronous generators are replaced, major characteristics of power grids are
subject to radical changes. As a consequence, the existing practice in a wide range
of technical fields must be re-thought.
The following list provides a brief overview of recommended scientific activities
related to stability aspects, scheme design and technical shaping of HVdc overlay
grids.
 Reactive current injection during ac faults presents an intermediate stage
along the way towards fully power electronic dominated systems. To avoid
the need for grid voltage synchronization, grid forming controls appear
superior. Nevertheless, this control methodology still lacks of specification-
related uncertainties and presents vulnerabilities related to current limita-
tion during faults.
 An increasing number of stability issues related to interactions of converter
systems among themselves and also in combination with ac grids are re-
ported. Therefore, the so called multi-frequency stability (up to several
kilohertz), including methodological considerations and mitigation methods,
is of high interest.
 Even though the fault-blocking capability of FB SMs provides operational
advantages, relatively high losses do occur. Hence, to improve overall attrac-
tiveness, the development of loss-optimized and cost effective MMC-HVdc
schemes with fault-blocking capability appears beneficial.
 The design of HVdc (overlay) grids must reflect the surrounding ac grid
or even multiple asynchronous areas. Beyond the primarily fundamental
challenges related to grid protection including dc circuit breaker utilization
and control design, wide-area acdc interactions and fault propagation are
crucial aspects to be solved. To study these effects, dynamic ac grid models
must be coupled with detailed EMT models of HVdc assets by means of
co-simulation.
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Appendix A
Transformations
A.1 Utilized Transformations
Transformations utilized within this thesis correspond to definitions given within
[117]. Assuming an arbitrary abc-frame vector, Clarke transformation transforms
the input into orthogonal αβ0-frame according to
[
xα
xβ
x0
]
= Tabc→αβ0
[
xa
xb
xc
]
=
2
3

1 − 12 − 120 √3
2
−
√
3
2
1
2
1
2
1
2

[xaxb
xc
]
(A.1)
and the inverse expression corresponds to
[
xa
xb
xc
]
= Tαβ0→abc
[
xα
xβ
x0
]
=

 1 0 1− 1
2
√
3
2
1
− 1
2
−
√
3
2
1

[xαxβ
x0
]
. (A.2)
Similarly, for an arbitrary abc-frame vector, Park transformation transforms the
input into a rotating dq0-frame according to
[
xd
xq
x0
]
= Tabc→dq0
[
xa
xb
xc
]
(A.3)
=
2
3
[
cos(θ) cos(θ − 2
3
π) cos(θ + 2
3
π)
−sin(θ) −sin(θ − 2
3
π) −sin(θ + 2
3
π)
1
2
1
2
1
2
][
xa
xb
xc
]
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where the inverse expression equals[
xa
xb
xc
]
= Tdq0→abc
[
xd
xq
x0
]
(A.4)
=
[
cos(θ) −sin(θ) 1
cos(θ − 2
3
π) −sin(θ − 2
3
π) 1
cos(θ + 2
3
π −sin(θ + 2
3
π) 1
][
xd
xq
x0
]
.
Furthermore, the transformation from αβ-frame into dq-frame is given as
[
xd
xq
]
= Tαβ→dq
[
xα
xβ
]
=
[
+cos(θ) +sin(θ)
−sin(θ) +cos(θ)
]
(A.5)
and the inverse function follows[
xα
xβ
]
= Tdq→αβ
[
xd
xq
]
=
[
+cos(θ) −sin(θ)
+sin(θ) +cos(θ)
]
. (A.6)
A.2 Relation between Symmetrical Components and Ro-
tating Frames
Assuming sinusoidal voltages and currents in a three-phase system the complex
power equals
S = uai
∗
a + ubi
∗
b + uci
∗
c . (A.7)
In symmetrical components, where a = ej
2pi
3 , utilizing the definition
x(1)x(2)
x(0)

 = 1
3
[
1 a a2
1 a2 a
1 1 1
][
xa
xb
xc
]
, (A.8)
we can rewrite eq. (A.7) as
S = 3u(1)i
∗
(1) + 3u(2)i
∗
(2) + 3u(0)i
∗
(0). (A.9)
Neglecting zero sequence components in the following and assuming knowledge
of angles1 between positive (ϕ+) as well as negative (ϕ−) sequence voltages and
currents, corresponding active and reactive power components follow
P(1) = 3u(1)i(1)cos(ϕ
+), Q(1) = 3u(1)i(1)sin(ϕ
+), (A.10)
P(2) = 3u(2)i(2)cos(ϕ
−), Q(2) = 3u(2)i(2)sin(ϕ
−). (A.11)
1Where voltage angles ϑ±=0 for the sake of simplicity.
144
A.2. RELATION BETWEEN SYMMETRICAL COMPONENTS AND
ROTATING FRAMES
To derive the relation between αβ quantities and symmetrical components the
latter are projected onto the corresponding real and imaginary axis. As shown
in [124], where the steady-state phasors (capital letters) and rotational terms are
separated as well as uαβ = α+ jβ, this results in the relation
1
2
uαβ(t) = U (1)e
+jωt + U∗(2)e
−jωt. (A.12)
By applying forward and backward rotating Park transformation, it is derived
that
1
2
u+1dq = U (1) +✘✘
✘
✘✘U∗(2)e
−j2ωt (A.13)
and
1
2
u−1dq = U
∗
(2) +✘✘
✘
✘✘U (1)e
+j2ωt, (A.14)
where proper sequence decoupling is implied to suppress fluctuating terms. This
unveils that: i) The average value of dq voltages in forward rotating frame is
related to the positive sequence voltage in symmetrical components. ii) The
average value of dq voltages in backward rotating frame is related to the complex
conjugate negative sequence voltage in symmetrical components2.
Consequently, this also applies to currents regulated in dq-frame. If both rotating
frames are appropriately aligned, while reminiscing reactive current injection
according to eq. (4.3) and eq. (4.4), this verifies that equal reactive currents i±1q
in forward and backward rotating frame lead to opposite voltage-supportive or
rather voltage-suppressive behavior.
2Note that the factor of 1/2 in above equations disappears when comparing to the space
vector transformation given in [117].
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Appendix B
Determination of Non-Alternating
Power Components
In this part, determination of power terms pΣ,a as well as p∆,a related to phase a
are described. This is followed by a separation into fluctuating and non-fluctuating
components. Beyond, the procedure to determine power components in αβ0-frame
is addressed, where further insights discussing re-expression of pΣ,0 as well as p∆,0
by αβ0-frame voltage and current quantities are provided.
With respect to eq. (3.26) and eq. (3.27), instantaneous arm powers of upper and
lower arm in phase a can be written as
pp,a = E˙p,a = (uΣ,a − u∆,a) ·
(
iphm,a +
1
2
iconv,a
)
(B.1)
and
pn,a = E˙n,a = (uΣ,a + u∆,a) ·
(
iphm,a − 1
2
iconv,a
)
. (B.2)
Here, voltage components consist of
uΣ,a ≈ +uΣ,0 ≈ +1
2
udc
u∆,a ≈ +uˆ+1∆ sin(ωt+ ϑ+1) + uˆ−1∆ sin(ωt+ ϑ−1)
≈ +uˆ+1convsin(ωt+ ϑ+1) + uˆ−1convsin(ωt+ ϑ−1).
Furthermore, if positive and negative sequence converter-internal current compo-
nents for balancing purposes and ac-side currents with corresponding angles φ±1
or ϕ±1 are present, currents are composed of
iphm,a ≈ +i¯phm + iˆ+1phmsin(ωt+ φ+1) + iˆ−1phmsin(ωt+ φ−1)
iconv,a ≈ +iˆ+1convsin(ωt+ ϕ+1) + iˆ−1convsin(ωt+ ϕ−1),
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where i¯phm represents the non-alternating phase-module current component con-
sisting of the dc current 1
3
idc ≈ iphm,0 and idcphm,α/β. Following eq. (3.30), this
leads to
pΣ,a = +p¯Σ,a + p˜Σ,a (B.3)
= +uΣ,0 i¯phm . . .
+ uΣ,0 iˆ
+1
phmsin(ωt+ φ
+1) + uΣ,0 iˆ
−1
phmsin(ωt+ φ
−1) . . .
−1
4
uˆ+1∆ iˆ
−1
convcos(ϑ
+1 − ϕ−1) + 1
4
uˆ+1∆ iˆ
−1
convcos(2ωt+ ϑ
+1 + ϕ−1) . . .
−1
4
uˆ−1∆ iˆ
−1
convcos(ϑ
−1 − ϕ−1) + 1
4
uˆ−1∆ iˆ
−1
convcos(2ωt+ ϑ
−1 + ϕ−1) . . .
−1
4
uˆ+1∆ iˆ
+1
convcos(ϑ
+1 − ϕ+1) + 1
4
uˆ+1∆ iˆ
+1
convcos(2ωt+ ϑ
+1 + ϕ+1) . . .
−1
4
uˆ−1∆ iˆ
+1
convcos(ϑ
−1 − ϕ+1) + 1
4
uˆ−1∆ iˆ
+1
convcos(2ωt+ ϑ
−1 + ϕ+1)
and
p∆,a = +p¯∆,a + p˜∆,a (B.4)
= +uΣ,0 iˆ
+1
convsin(ωt+ ϕ
+1) + uΣ,0 iˆ
−1
convsin(ωt+ ϕ
−1) . . .
− 2uˆ+1∆ i¯phmsin(ωt+ ϑ+1)− 2uˆ−1∆ i¯phmsin(ωt+ ϑ−1) . . .
−uˆ+1∆ iˆ+1phmcos(ϑ+1 − φ+1) + uˆ+1∆ iˆ+1phmcos(2ωt+ ϑ+1 + φ+1) . . .
−uˆ+1∆ iˆ−1phmcos(ϑ+1 − φ−1) + uˆ+1∆ iˆ−1phmcos(2ωt+ ϑ+1 + φ−1) . . .
−uˆ−1∆ iˆ+1phmcos(ϑ−1 − φ+1) + uˆ−1∆ iˆ+1phmcos(2ωt+ ϑ−1 + φ+1) . . .
−uˆ−1∆ iˆ−1phmcos(ϑ−1 − φ−1) + uˆ−1∆ iˆ−1phmcos(2ωt+ ϑ−1 + φ−1),
where non-alternating parts are highlighted in red colour.
Consequently, Clarke transformation is applied to the extended three-phase set of
equations. This solely comprises the non-fluctuating terms and results in[
p¯Σ,α
p¯Σ,β
p¯Σ,0
]
= Tabc→αβ0
[
p¯Σ,a
p¯Σ,b
p¯Σ,c
]
(B.5)
and [
p¯∆,α
p¯∆,β
p¯∆,0
]
= Tabc→αβ0
[
p¯∆,a
p¯∆,b
p¯∆,c
]
. (B.6)
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To derive results given in section 3.2.4 individual power components are re-
expressed by voltage and current quantities in αβ0-frame. For converter voltages
and currents the latter are given in section 3.2.3 and can be determined analo-
gously for the phase-module currents. Indicated for p¯Σ,0 as well as p¯∆,0, which
equal
p¯Σ,0 =+uΣ,0iphm,0 . . . (B.7)
−1
4
uˆ+1∆ iˆ
+1
convcos(ϑ
+1 − ϕ+1)−1
4
uˆ−1∆ iˆ
−1
convcos(ϑ
−1 − ϕ−1)
p¯∆,0 =−uˆ+1∆ iˆ+1phmcos(ϑ+1 − φ+1)−uˆ−1∆ iˆ−1phmcos(ϑ−1 − φ−1), (B.8)
results given in the main body of this thesis are obtained utilizing the following
mathematical manipulations and trigonometric identities:
cos(x− y) = cos(x+ z − y − z)
cos(x− y) = cos(x)cos(y) + sin(x)sin(y)
cos(x)cos(y) =
1
2
cos(x+ y) +
1
2
cos(x− y)
sin(x)sin(y) =
1
2
cos(x− y)− 1
2
cos(x+ y).
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Appendix C
Basic Concept of Horizontal
Energy-Balancing
This section presents the basic concept of horizontal energy-balancing in mode
HOR-A. In the case of an energetic imbalance between the converter phases, re-
quested balancing currents idcphm,α/β lead to additional output voltage components
udcΣ,α/β. Furthermore, assuming an arbitrary power flow is applied, a corresponding
setpoint uΣ,0 ensures the desired dc current flow
1.
To unveil the basic concept, the composition of individual arm reference voltages
(neglecting u∆ components) can be rewritten in abc-frame according to[
us,a
us,b
us,c
]
=

 uΣ,0+udcΣ,αuΣ,0− 12udcΣ,α+√32 udcΣ,β
uΣ,0− 12udcΣ,α−
√
3
2
udcΣ,β

 =

 1 0 1− 1
2
√
3
2
1
− 1
2
−
√
3
2
1



udcΣ,αudcΣ,β
uΣ,0

 . (C.1)
While this is equal for upper and lower arm of each phase s ∈ {p, n}, the under-
lying approach is visualized based on a solely converter phase-related equivalent
circuit in Fig. C.1. The resulting converter-internal current flows, which do not
affect power transmission, are highlighted in grey.
1Note that uΣ,0 >> u
dc
Σ,α/β .
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idc
idc
2Larm
2Larm
2Rarm
2Rarm
balancing (α-component)
balancing (β-component)
power flow (0-component)
power flow (0-component)
phase output voltage
phase output voltage
Figure C.1: Output voltage composition during horizontal energy-balancing in
mode HOR-A. Relation between resulting phase voltages (black),
involved voltage components separated according to their purpose
(red, orange, blue) and internal current flow (grey).
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Appendix D
Control Loops in Laplace Domain
In the following, detailed block diagrams of dc voltage control loop, energy balancing
control loops and current control loops are provided.
D.1 Outer DC Voltage Control Loop
urefdc
kudcp T
udc
i
umeasdc
udc
controller approximated loop
signal acquisition
irefphm,0
1
3
ieqvdc
iphm,0 13 i
eqv
C
1
1+sT
3
sC
eqv
dc
T
udc
σ,c
T
udc
σ,a
T
udc
σ,f
2
(
T
iphm,0
σ,c + Tσ,m
)
Figure D.1: Block diagram of dc voltage control loop in Laplace domain.
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D.2 Energy-Balancing Control Loops
ErefΣ,0
EmeasΣ,0
k
EΣ,0
p T
EΣ,0
i
iffphm,0
itotphm,0T
EΣ,0
σ,c
T
EΣ,0
σ,a
T
EΣ,0
σ,f
1
1+sT
1
2
udc
iphm,0
pΣ,0
EΣ,0
1
s
2
(
T
iphm,0
σ,c + Tσ,m
)
controller loop
signal acquisition
= p¯+ p˜
Figure D.2: Block diagram of total energy-balancing loop (mode TOT-A) in
Laplace domain.
ErefΣ,0
EmeasΣ,0
k
EΣ,0
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EΣ,0
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i+1,ffPCC,d
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T
EΣ,0
σ,c
T
EΣ,0
σ,a
T
EΣ,0
σ,f
1
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1
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1
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(
T
i
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PCC,d
σ,c + Tσ,m
)
= p¯+ p˜
Figure D.3: Block diagram of total energy-balancing loop (mode TOT-B) in
Laplace domain.
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ErefΣ,α/β︸ ︷︷ ︸
≈0
EmeasΣ,α/β
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E
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Figure D.4: Block diagram of horizontal energy-balancing loop in Laplace
domain.
ts
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Figure D.5: Block diagram of vertical energy-balancing loop in Laplace domain.
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D.3 Current Control Loops
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imeasphm,0
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i p
h
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p
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transfer function
1
2
udc
H(s) iphm,0
T
iphm,0
σ,a
controller loop
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T
iphm,0
σ,f (additional filter and CT characteristics)
Figure D.6: Block diagram of dc current control loop in Laplace domain.
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Figure D.7: Block diagram of inner current control loop in Laplace domain.
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Figure D.8: Block diagram of ac current control loop in Laplace domain.
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Appendix E
Surge Arrestor Characteristics
In Fig. E.1, the utilized surge arrestor non-linear voltage-current characteristic
curve is presented. Related to a given nominal voltage, corresponding to the
maximum continuous voltage level, the response of a single column to a 30/60 µs
current shape is shown.
10-6 10-4 10-2 100
0.5
0.75
1
1.25
1.5
1.75
2
2.25
2.5
current shape 30/60 s
Figure E.1: Single-column non-linear surge arrestor characteristic curve related
to a 30/60 µs current shape.
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Appendix F
Cable Trench and Geometry
In Fig. F.1 and Table F.1, the underlying cable trench and geometry details of a
525 kV XLPE cable are presented, where a fully rated DMR is utilized.
1.4 m
0.8 m 0.8 m
conductor
SC layer 1
insulation 1
SC layer 2
metallic screen
insulation 2
Figure F.1: Schematic of 525 kV XLPE cable trench and geometry.
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Table F.1: 525 kV XLPE cable geometry data.
layer radius†/thickness‡ further remarks
conductor †31.75 mm copper, 3000 mm2
SC layer 1 ‡2.00 mm -
insulation 1 ‡27.00 mm ǫr = 2.3
SC layer 2 ‡2.30 mm -
metallic screen ‡1.20 mm aluminium
insulation 2 ‡5.00 mm ǫr = 2.5
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List of Abbreviations
ac . . . . . . . . . . . alternating current
CBF . . . . . . . . complex bandpass filter
CCF . . . . . . . . complex coefficient filter
CCSC . . . . . . . circulating current suppressing controller
CDSM . . . . . . clamp-double submodule
CO2 . . . . . . . . carbon dioxide
CT . . . . . . . . . current transformer
D . . . . . . . . . . . diode
dc . . . . . . . . . . direct current
DDSRF . . . . . decoupled double synchronous reference frame
DMR . . . . . . . dedicated metallic return
EMT . . . . . . . electro magnetic transient
FB . . . . . . . . . . full-bridge
FCI . . . . . . . . . fault current interruption
FIR . . . . . . . . . finite impulse response
FLL . . . . . . . . frequency locked loop
FRT . . . . . . . . fault ride-through
GR . . . . . . . . . ground return
HB . . . . . . . . . half-bridge
HVdc . . . . . . . high voltage direct current
IEA . . . . . . . . . International Energy Agency
IGBT . . . . . . . insulated gate bipolar transistor
IPCC . . . . . . . intergovernmental panel on climate change
LCC . . . . . . . . line commutated converter
LCS . . . . . . . . load commutation switch
LI . . . . . . . . . . lightning impulse
MCCF . . . . . . multiple complex coefficient filter
MMC . . . . . . . modular multilevel converter
MSOGI . . . . . multiple second order generalized integrator
NLC . . . . . . . . nearest level control
185
OHL . . . . . . . . overheadline
p.u. . . . . . . . . . per unit
PCC . . . . . . . . point of common coupling
PD . . . . . . . . . phase disposition
PI(R) . . . . . . . proportional-integral(-resonant)
PLL . . . . . . . . phase-locked loop
PSC . . . . . . . . phase-shifted carrier
PWM . . . . . . . pulse-width modulation
RGD . . . . . . . . rigid
ROCOF . . . . rate of chance of frequency
S&H . . . . . . . . sample and hold
SI . . . . . . . . . . . switching impulse
SM . . . . . . . . . submodule
SOA . . . . . . . . safe operating area
SRF . . . . . . . . synchronous reference frame
SSR . . . . . . . . . sub-synchronous resonance
SSTI . . . . . . . . sub-synchronous torsional interaction
SVM . . . . . . . . space vector modulation
T . . . . . . . . . . . transistor
TM . . . . . . . . . two module
TSO . . . . . . . . transmission system operator
VSC . . . . . . . . voltage source converter
VT . . . . . . . . . voltage transformer
WT . . . . . . . . . wind turbine
XLPE . . . . . . . cross-linked polyethylene
List of Main Variables and Parameters
δ . . . . . . . . . . . . angle
ω . . . . . . . . . . . angular frequency
φ . . . . . . . . . . . phase-module current phase shift
θ . . . . . . . . . . . . phase angle
ϕ . . . . . . . . . . . converter ac current phase shift
ϑ . . . . . . . . . . . converter ac voltage phase shift
C,C′ . . . . . . . . capacitor, capacitance per km of line
E . . . . . . . . . . . energy
f . . . . . . . . . . . frequency
i . . . . . . . . . . . . current
L,L′ . . . . . . . . inductor, inductance per km of line
P . . . . . . . . . . . active power
p . . . . . . . . . . . . instantaneous power
Q . . . . . . . . . . . reactive power
R,R′ . . . . . . . . resistor, resistance per km of line
S . . . . . . . . . . . apparent power
t . . . . . . . . . . . . time
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u . . . . . . . . . . . voltage
X . . . . . . . . . . . reactance
Z . . . . . . . . . . . impedance
List of Main Subscripts
.(1)/(2)/(0) . . . quantity in (1)/(2)/(0)
.α/β/0 . . . . . . . quantity in α/β/0-frame
.∆ . . . . . . . . . . delta (difference) component related quantity
.Σ . . . . . . . . . . . sigma (sum) component related quantity
.ac . . . . . . . . . . ac-side related quantity
.arm . . . . . . . . . arm related quantity
.aux . . . . . . . . . auxiliary component related quantity
.CBF . . . . . . . . CBF related quantity
.conv . . . . . . . . converter related quantity
.C . . . . . . . . . . . capacitor related quantity
.c . . . . . . . . . . . control system related quantity
.dcs . . . . . . . . . dc pole related quantity (s ∈ {p, n})
.dc . . . . . . . . . . dc-side related quantity
.DMR . . . . . . . . DMR related quantity
.dyn . . . . . . . . . dynamic event related quantity
.flt . . . . . . . . . . fault related quantity
.gnd . . . . . . . . . ground related quantity
.line . . . . . . . . . line related quantity
.m . . . . . . . . . . cell modulation related quantity
.off . . . . . . . . . . off state related quantity
.on . . . . . . . . . . on state related quantity
.PCC . . . . . . . . PCC related quantity
.phm . . . . . . . . . phase-module related quantity
.pz . . . . . . . . . . protection zone related quantity
.SM . . . . . . . . . SM related related quantity
.stdy . . . . . . . . . steady-state related quantity
.tol . . . . . . . . . . tolerance band related quantity
.xfo . . . . . . . . . . transformer related quantity
.d/q/0 . . . . . . . quantity in d/q/0-frame
.N0 . . . . . . . . . neutral to ground related quantity
.s . . . . . . . . . . . upper or lower arm/subsystem related quantity (s ∈ {p, n})
.yN . . . . . . . . . phase to neutral related quantity (y ∈ {a, b, c})
.y . . . . . . . . . . . quantity in abc-frame or phase related quantity(y ∈ {a, b, c})
List of Main Superscripts
.+1
∗
. . . . . . . . . modified quantity in positive sequence
.±1 . . . . . . . . . . quantity in positive or negative sequence
.±n . . . . . . . . . harmonic (order n) quantity in positive or negative sequence
.Σ . . . . . . . . . . . arm sum quantity label
.avg . . . . . . . . . averaged quantity label
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.Cxs . . . . . . . . . converter identifier (x consecutively numbered, s ∈ {p, n})
.dc . . . . . . . . . . dc (non-fluctuating) component label
.droop . . . . . . . droop quantity label
.eqv . . . . . . . . . equivalent (aggregated) quantity label
.est . . . . . . . . . . estimated quantity label
.ff . . . . . . . . . . . feed-forward quantity label
.FRT . . . . . . . . FRT quantity label
.hor . . . . . . . . . horizontal balancing quantity label
.loss . . . . . . . . . loss quantity label
.max . . . . . . . . . maximum of quantity label
.meas . . . . . . . . measured quantity label
.min . . . . . . . . . minimum of quantity label
.nom . . . . . . . . . nominal quantity label
.ref . . . . . . . . . . reference quantity label
.set . . . . . . . . . . pre-set output quantity label
.tot . . . . . . . . . . total balancing quantity label
.TRx . . . . . . . . cable-OHL transition station identifier (x consecutively numbered)
.Tx . . . . . . . . . . terminal identifier (x consecutively numbered)
.ver . . . . . . . . . . vertical balancing quantity label
List of Accents and Indices
x¯ . . . . . . . . . . . non-fluctuating quantity
x˙ . . . . . . . . . . . derivative of quantity
xˆ . . . . . . . . . . . amplitude of quantity
X . . . . . . . . . . . matrix quantity
x . . . . . . . . . . . vector quantity
x˜ . . . . . . . . . . . fluctuating quantity
x . . . . . . . . . . . complex quantity
x∗ . . . . . . . . . . conjugate complex quantity
Further Variables and Parameters
∆T . . . . . . . . . simulation step width
ǫr . . . . . . . . . . . relative permittivity
Fsci . . . . . . . . . structurally constrained integral gain matrix
Fscp . . . . . . . . . structurally constrained proportional gain matrix
Fffx . . . . . . . . . . state/output feed-forward matrix
ωco . . . . . . . . . crossover angular frequency
ωc . . . . . . . . . . cut-off angular frequency
blkext . . . . . . . converter-externally triggered IGBT blocking signal
blkint . . . . . . . converter-internally triggered IGBT blocking signal
flt+1ac . . . . . . . . ac positive sequence fault signal
flt−1ac . . . . . . . . ac negative sequence fault signal
fltdc . . . . . . . . . dc fault signal
limlow . . . . . . . lower controller limit
limup . . . . . . . upper controller limit
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ξ . . . . . . . . . . . . parameter related to PLL controller tuning
a . . . . . . . . . . . . parameter related to controller tuning
g . . . . . . . . . . . . parameter related to PLL controller tuning
j . . . . . . . . . . . . imaginary unit
kloop . . . . . . . . loop gain
kp . . . . . . . . . . proportional gain
k
i±1q
. . . . . . . . sequence-individual reactive current injection gain
l . . . . . . . . . . . . length/position along the transmission line
m . . . . . . . . . . . number of SMs
rxfo . . . . . . . . . transformer turns ratio
s . . . . . . . . . . . . Laplace variable
Tσ,a . . . . . . . . . acquisition time delay
Tσ,c . . . . . . . . . control time delay
Tσ,f . . . . . . . . . filter time delay
Tσ,m . . . . . . . . modulation time delay
Tσ . . . . . . . . . . time delay
Ti . . . . . . . . . . . integral time constant
Tloop . . . . . . . . loop time constant
Xxfo . . . . . . . . transformer leakage reactance
189


MMC-HVdc systems in bipolar configuration present an attractive
solution to tackle multiple challenges related to today‘s power
systems. But, while this happens at the cost of significantly
increasing system complexity, an in-depth understanding of
transient behavior and dynamic characteristics is of upmost
importance.
This doctoral thesis delivers a thorough analysis of fundamentals
related to MMC-HVdc schemes in bipolar configuration and
proposes a generic control, balancing and protection concept.
Overall performance is validated by means of EMT simulations.
